|Publication number||US6904062 B1|
|Application number||US 09/298,751|
|Publication date||Jun 7, 2005|
|Filing date||Apr 23, 1999|
|Priority date||Apr 23, 1999|
|Publication number||09298751, 298751, US 6904062 B1, US 6904062B1, US-B1-6904062, US6904062 B1, US6904062B1|
|Inventors||Seng-Khoon Tng, Jungtai Jason Lin|
|Original Assignee||Waytech Investment Co. Ltd.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (15), Non-Patent Citations (3), Referenced by (8), Classifications (7), Legal Events (6)|
|External Links: USPTO, USPTO Assignment, Espacenet|
Invention relates to digital signal switching and routing, particularly to flexible interconnection between multiple high bit-width endpoints.
Conventional electronic systems, such as personal computers (PCs), provide signal interconnections between various functional components or other system modules, such as peripherals, storage, interfaces, or media devices. For example, so-called multi-media PC and other related electronic hardware may provide multiple inputs and outputs for digital audio data signal connections, whereby data signals are sent from certain input(s) to certain output(s).
In some implementations, digital signal switching is accomplished using hardware-based multiplexers, shared bus, or digital controller approach. Multiplexer approach, however, typically requires relatively large number of gates or transistors, especially when switching many endpoints, whereupon multiplexer size may grow linearly relatively to number of switched signal lines. Moreover, shared bus approach faces challenge of sending data simultaneously between multiple endpoint groups, since shared bus typically restricts bus access to single group at a time.
Furthermore, regarding digital controller approach to digital signal switching, hardware switching is typically achieved using relatively large temporary storage and so-called FIFO buffers at each input and output. In this way, digital controller effectively time-shares each channel and move data from one input FIFO to another output FIFO. Such approach is undesirable, however, because FIFO buffers and digital controller require many gates to implement. Thus, there is a need for improved digital signal switching solution, particularly to provide flexible interconnection between multiple high bit-width endpoints.
Invention resides in apparatus and/or method for switching or routing digital signals flexibly through interconnection between multiple high bit-width endpoints. Multi-bit data signals are digitally switched between input and output endpoints for simultaneously interconnecting various sets of inputs and output endpoints. Single input may send data to single endpoint, or single input may send data to multiple output endpoints. Multiple bitwidth data is serialized to single bitwidth at high data rate using N-by-1 multiplexer. Loadable barrel shifters shift serial data, so same data is used by multiple output endpoints at different times.
FIGS. 1 and 2A-C are block diagrams of interconnect logic for implementing the present invention.
Preferred embodiment is implemented in circuit and/or operation thereof for selectably interconnecting electrical signals for transmission between specified endpoints. Hence, multi-bit data signals are digitally switched, routed, or otherwise electronically communicated between one or more input and output endpoints, thereby simultaneously interconnecting various sets of inputs and output endpoints.
For example, present signal communication and processing implementation operates such that single input may be caused programmably to send data signal to certain single endpoint, or such single input is caused to transmit data signal to multiple output endpoints. Furthermore, multiple bitwidth data is serialized in present embodiment to single bitwidth at high data rate using N-by-1 multiplexer, as described herein. In addition, loadable barrel shifters are provided for shifting serial data, such that same data signal is used by multiple output endpoints, preferably at different times.
Generally, in accordance with one aspect of the present invention, incoming data signal may be received in substantially serial form, however, such serialized data signal may be provided effectively with one or more components or channels of data or other representative signal information interleaved or otherwise encoded therein. Such serialized data signal may be convert into corresponding parallel-format signals, which represent such serial signal components or channelized data, preferably by using registers that latch parallel data, thereby using copies thereof for multiplexing operation to route received data signal.
Moreover, alternatively, incoming data signal may be received by present implementation in substantially parallel form, whereupon received parallel data signal may be converted substantially to serial form, preferably for signal communication and processing of high bitwidth data. Additionally, signal communication and processing may be performed upon received signal in serial form, preferably by using multiple copies of multiplexed signal.
As described further herein, barrel shifter or equivalent circuit functionality is provided in present implementation for interconnecting, switching, routing, or otherwise electrically coupling specified input data signal(s) to specified output data signal(s), or representative slots, ports, pins, locations, lines, or other electrically identifiable node, preferably at different times or clock cycles or periods.
Preferably, present implementation is provided on integrated circuit semiconductor chip wherein same set of input and/or output physical pins or endpoints are accessible for interconnection to one or more interface or protocol circuit, such as so-called AC97 or I2S coder/decoder (codec) functionality. Accordingly, present implementation serves generally as hardware block for controlling such serial interface or protocol, thereby enabling in- and/or out-bound serial data to be processed and switched in accordance with applicable codec configuration, signal interface, or other interface functional requirement. Hence, present implementation effectively avoids the need to use multiple sets of physical pins on-chip for such switch interface purpose.
In the case of media signal processing application, such as multi-track audio recording and playback equipment, interconnect or switching devices may be provided to enable flexible signal routing between multiple inputs and outputs connectors, thereby reducing device cost to implement flexible routing. Preferably, present interconnect scheme flexibly routes audio data, such as in so-called PCM format. Additionally, present interconnect scheme may serve similarly to process other high bit-width digital data streams between multiple input and output endpoints.
Optionally, multiple sets of input and output signals and corresponding endpoints may be selectively interconnected using present scheme to enable simultaneous signal communication, whereby each input and/or output endpoints are interconnected to transmit multiple bit-width data signals (e.g., for 32 bit-wide endpoints).
Generally, present interconnect scheme supports signal coupling to N-number of endpoints, such that each endpoint may send digital data signals to another endpoint. Correspondingly, each endpoint may receive digital data signals from any other endpoints at any time. Preferably, data signal bitwidth of endpoints is larger than one bit.
In this interleaved manner, preferably for each input signal, left channel data is loaded into the first (“left”) barrel shifter module, and right channel data is loaded into the second (“right”) barrel shifter. Moreover, incoming serial data format can be either so-called I2S or AC97 convention. Optionally, input data may be received in parallel form (i.e., not serialized), such that data is serialized prior to first before being received by routing block 10.
Output signals generated from each loadable barrel shifter module 12, 14, 16, 18, 20, 24, 26, 28 may be selectively interconnected to a set of M-to-1 1-bit-wide multiplexers 30, 32, 34, 36, where M represents total number of loadable barrel shifter modules. Multiplexers 30, 32, 34, 36 respectively generate Output signals A-D. Hence, any input channel may be routed electrically for signal transmission to any output channel, thereby minimizing gate usage. Note that number of input pins does not have to be same as number of output pins.
When operating, present interconnect scheme may send data signal from one input endpoint to multiple output endpoints instead of one-to-one. Because output endpoints may need data from particular input endpoint at specified or different time, input data signal bits are serialized and saved effectively. To achieve such saving or storage approach, multiple sets of shift registers may be used for each input data, wherein each shift register shifts at different times, depending on when corresponding output point needs data. However, multiple shift registers require many gates.
Hence, preferred interconnect scheme uses a set of loadable barrel shifter modules for each input endpoint. As shown in
Preferably, loadable barrel shifter module 9 includes single barrel shifter 8, wherein shifter size equals bit-width of data format. For example, 24-bit data used for audio signal processing application uses 24-bit barrel shifters. Barrel shifter is preferable over non-barrel shifters, such that current data may be stored temporarily for use in next time slot. Hence, in subsequent time slot, stored data may be reused for sending to another channel or endpoint.
To illustrate present interconnect scheme,
Foregoing described embodiments of the invention are provided as illustrations and descriptions. They are not intended to limit the invention to precise form described. In particular, Applicants contemplate that functional implementation of invention described herein may be implemented equivalently in hardware, software, firmware, and/or other available functional components or building blocks. Other variations and embodiments are possible in light of above teachings, and it is thus intended that the scope of invention not be limited by this Detailed Description, but rather by Claims following.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4512018 *||Mar 8, 1983||Apr 16, 1985||Burroughs Corporation||Shifter circuit|
|US4528664 *||Nov 29, 1982||Jul 9, 1985||Northern Telecom Limited||Call progress signal monitor and method for telephone systems|
|US4665538 *||Jul 24, 1985||May 12, 1987||Nec Corporation||Bidirectional barrel shift circuit|
|US4786893 *||Oct 7, 1985||Nov 22, 1988||Apple Computer, Inc.||Method and apparatus for generating RGB color signals from composite digital video signal|
|US4833673 *||Nov 10, 1987||May 23, 1989||Bell Communications Research, Inc.||Time division multiplexer for DTDM bit streams|
|US4914655 *||Jun 20, 1986||Apr 3, 1990||American Telephone And Telegraph Company||Multiplexing arrangement for a digital transmission system|
|US5555202 *||Dec 5, 1994||Sep 10, 1996||Cirrus Logic, Inc.||Low-power, high-performance barrel shifter|
|US5892604 *||May 7, 1997||Apr 6, 1999||Nippon Telegraph And Telephone Corporation||ATM switch|
|US6128317 *||Dec 22, 1997||Oct 3, 2000||Motorola, Inc.||Transmitter and receiver supporting differing speed codecs over single links|
|US6172626 *||Aug 13, 1999||Jan 9, 2001||Cisco Technology, Inc.||Parallel variable bit encoder|
|US6205522 *||Apr 15, 1998||Mar 20, 2001||Diamond Multimedia Systems, Inc.||DSP code swapping with continuous DSP execution|
|US6215429 *||Jan 19, 1999||Apr 10, 2001||Lucent Technologies, Inc.||Distributed gain for audio codec|
|US6269103 *||Oct 6, 1997||Jul 31, 2001||Agere Systems Guardian Corp.||High speed data interface using TDM serial bus|
|US6308189 *||Jun 3, 1998||Oct 23, 2001||International Business Machines Corporation||Apparatus for partial logical shifts and method therefor|
|US6347344 *||Oct 14, 1998||Feb 12, 2002||Hitachi, Ltd.||Integrated multimedia system with local processor, data transfer switch, processing modules, fixed functional unit, data streamer, interface unit and multiplexer, all integrated on multimedia processor|
|1||"Design of a 4-Bit Barrel Shifter," CIS 273: Computer Organization & Design, Laboratory #10; available at <http://www.cis.umassd.edu/~amathuria/273/lab10/s02-273-lab10.html>, Spring 2002, University of Massachusetts Dartmouth.|
|2||Audio Codec '97 Specification Intel Corp. (Rev. 2.1, May 22, 1998).|
|3||I <SUP>2</SUP>S Bus Specification Philips Semiconductors (Rev. Jun. 5, 1996).|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7082138 *||Sep 28, 2001||Jul 25, 2006||Zarlink Semiconductor V.N. Inc.||Internal communication protocol for data switching equipment|
|US7839808 *||Dec 29, 2005||Nov 23, 2010||Samsung Electronics Co., Ltd||Apparatus and method for eliminating noise contained within usable frequency band of a mobile communication terminal|
|US8188894 *||Jun 30, 2009||May 29, 2012||Infinera Corporation||Devices for conversion between serial and parallel data|
|US8571237 *||Jul 2, 2009||Oct 29, 2013||Amp'd PC Technologies, LLC||Multi-zone audio amplification system for multimedia|
|US20020093964 *||Sep 28, 2001||Jul 18, 2002||Zarlink Semiconductor N.V. Inc.||Internal communication protocol for data switching equipment|
|US20060146882 *||Dec 29, 2005||Jul 6, 2006||Samsung Electronics Co., Ltd.||Apparatus and method for eliminating noise contained within usable frequency band of a mobile communication terminal|
|US20100328116 *||Jun 30, 2009||Dec 30, 2010||Chung Kuang Chin||Devices for conversion between serial and parallel data|
|US20110004716 *||Jul 2, 2009||Jan 6, 2011||Amp'd PC Technologies, Inc.||Discrete lateral mosfet power amplifier expansion card|
|U.S. Classification||370/537, 370/386, 370/303, 370/380|
|Apr 23, 1999||AS||Assignment|
Owner name: IC ENSEMBLE INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:TNG, SENG-KHOON;LIN, JUNGTAI JASON;REEL/FRAME:009929/0926
Effective date: 19990419
|Dec 27, 2000||AS||Assignment|
Owner name: WAYTECH INVESTMENT CO. LTD., VIRGIN ISLANDS, BRITI
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:IC ENSEMBLE, INC.;REEL/FRAME:011404/0132
Effective date: 20001128
|Dec 8, 2008||FPAY||Fee payment|
Year of fee payment: 4
|Jan 7, 2009||AS||Assignment|
Owner name: BESTSIDE GLOBAL LIMITED, CAYMAN ISLANDS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:WAYTECH INVESTMENT COMPANY, LIMITED;REEL/FRAME:022062/0431
Effective date: 20090105
Owner name: RALPH CHANG JONG INC, VIRGIN ISLANDS, BRITISH
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BESTSIDE GLOBAL LIMITED;REEL/FRAME:022062/0433
Effective date: 20090105
|Dec 7, 2012||FPAY||Fee payment|
Year of fee payment: 8
|Jan 13, 2017||REMI||Maintenance fee reminder mailed|