|Publication number||US6998865 B2|
|Application number||US 10/013,789|
|Publication date||Feb 14, 2006|
|Filing date||Dec 10, 2001|
|Priority date||Dec 10, 2001|
|Also published as||US20030107391|
|Publication number||013789, 10013789, US 6998865 B2, US 6998865B2, US-B2-6998865, US6998865 B2, US6998865B2|
|Inventors||Karen A. Bard, S. Sundar Kumar Iyer|
|Original Assignee||International Business Machines Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (24), Non-Patent Citations (3), Referenced by (9), Classifications (6), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention
The present invention relates to test arrangements and, particularly, to test arrangements for semiconductor devices.
2. Description of the Related Art
Probe pads disposed on a semiconductor wafer provide the interface between a device under test (DUT) and an external tester. The probe pads are required to be large to interface to the tester, and can be 500 times the size of the DUT. In development, where hundreds of test macros can be assembled onto a single chip, the area of the probe pads can exceed 50% of the wafer area. Thus, the number of semiconductor devices which can be tested is limited by the space requirements of the probe pads.
For various known test arrangements, see, for example, U.S. Pat. No. 6,060,899, issued May 9, 2000, SEMICONDUCTOR DEVICE WITH TEST CIRCUIT, by Hamada, and U.S. Pat. No. 5,898,700, METHOD FOR TESTING A SEMICONDUCTOR WAFER, issued Apr. 27, 1999, which are both incorporated in their entireties herein by reference.
The present inventors believe that drawbacks in the art can be overcome.
According to the present invention, by adding programmable (e.g., polysilicon) fuses in series with semiconductor in-line test structures, and blowing the fuses (for example, electrically programmable fuses or e-fuses) after test, the probe pads can be reused or reassigned for other structures.
A test arrangement of the present invention includes a semiconductor device, a first conductive pad electrically connected to the device, a second conductive pad, and a programmable fuse. The second pad is electrically connected to the semiconductor device through the programmable fuse.
It is a principal object of the present invention to conserve space while enabling testing of semiconductor devices on a wafer.
Further and still other objects of the present invention will become more readily apparent when the following detailed description is taken in conjunction with the accompanying drawing figures.
As shown in
An appropriate voltage or current signal is suitably applied by the signal generators to various of the pads P to test particular devices DUT.
Devices under test are, for example, in-line process monitors such as single FETs or via chains, and defect monitors. The DUT may also be, e.g., a semiconductor memory.
The fuses F are, e.g., e-fuses such as taught in U.S. Pat. No. 6,277,674, Semiconductor Fuses, by Wang, et al., issued Aug. 21, 2001, and “A 0.13 um logic-based embedded DRAM technology with electrical fuses, Cu interconnect in SiLK, sub-7 ns random access time and its extension to the 0.10 um generation,” by Klee, et al., Technical Digest, International Electron Device Meeting 2001, Washington, D.C., Dec. 2–5, 2001, pages 407–411, which are both hereby incorporated in their entireties by reference.
The present invention disposes an electrical e-fuse in series with one terminal of a two terminal DUT. One terminal of each e-fuse is connected to a probe pad. The other e-fuse terminal connects to the DUT and a common e-fuse pad.
A single metal level implementation of the invention is shown in
Each DUT is, e.g., a two port circuit that is tested at a metal level Mx, which is an additional level of metallization in the semiconductor process. Each fuse F is an electrically programmable fuse (e-fuse), which fuse may be laid out at any level at or below where the circuit is to be tested. The e-fuse is blown by applying a bias between the pads P where the two ends of the fuse are connected.
Each level of metal is connected to the circuit and to an independent e-fuse.
The invention is extendable to blowing the e-fuses at any level of the semiconductor process. In
For example, on the wafer 10B as shown in
This invention is also extendable by using FETs to enable/disable banks of DUTs as shown in
In general, where no fuses or multiplexing of DUTs are designed, for n probe pads there are n/2 two-point dedicated structures which can be tested. With e-fuses, given one probe pad per metal level of processing (x), the number of structures testable is ((n−x)/2)*x. With two enable pads for multiplexing, the number of structures testable is ((n−x−2)/2)*2x.
Thus, for 25 probe pads and four levels of metal, the number of test structures testable for each case is:
The invention is extendible to any type of fuse (not necessarily limited to e-fuse) as long as the fuse can be programmed (e.g., blown) between manufacturing process steps and device electrical characterization steps.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4064493 *||Jun 3, 1976||Dec 20, 1977||Motorola, Inc.||P-ROM Cell having a low current fusible programming link|
|US4152627 *||Jun 10, 1977||May 1, 1979||Monolithic Memories Inc.||Low power write-once, read-only memory array|
|US4853628 *||Sep 10, 1987||Aug 1, 1989||Gazelle Microcircuits, Inc.||Apparatus for measuring circuit parameters of a packaged semiconductor device|
|US4862243 *||Jun 1, 1987||Aug 29, 1989||Texas Instruments Incorporated||Scalable fuse link element|
|US5202624||Aug 12, 1991||Apr 13, 1993||Cross-Check Technology, Inc.||Interface between ic operational circuitry for coupling test signal from internal test matrix|
|US5708291 *||Sep 29, 1995||Jan 13, 1998||Intel Corporation||Silicide agglomeration fuse device|
|US5898312||Apr 30, 1997||Apr 27, 1999||Hewlett-Packard Company||Multiple lead voltage probe and method of making same|
|US5898700||Nov 12, 1996||Apr 27, 1999||Samsung Electronics, Co., Ltd.||Test signal generator and method for testing a semiconductor wafer having a plurality of memory chips|
|US5973504||Sep 8, 1997||Oct 26, 1999||Kulicke & Soffa Industries, Inc.||Programmable high-density electronic device testing|
|US5982188||Jul 29, 1994||Nov 9, 1999||Stmicroelectronics, Inc.||Test mode control circuit of an integrated circuit device|
|US6060899||Mar 19, 1998||May 9, 2000||Nec Corporation||Semiconductor device with test circuit|
|US6104082 *||Apr 24, 1998||Aug 15, 2000||International Business Machines Corporation||Metallization structure for altering connections|
|US6175145||Sep 30, 1998||Jan 16, 2001||Samsung Electronics Co., Ltd.||Method of making a fuse in a semiconductor device and a semiconductor device having a fuse|
|US6214630 *||Dec 22, 1999||Apr 10, 2001||United Microelectronics Corp.||Wafer level integrated circuit structure and method of manufacturing the same|
|US6255835||Jun 29, 1999||Jul 3, 2001||Hyundai Electronics Industries Co., Ltd.||Circuit for testing option of a semiconductor memory device|
|US6277674||Oct 2, 1998||Aug 21, 2001||Micron Technology, Inc.||Semiconductor fuses, methods of using the same, methods of making the same, and semiconductor devices containing the same|
|US6346820 *||Jun 1, 2000||Feb 12, 2002||Nec Corporation||Characteristics evaluation circuit for semiconductor wafer and its evaluation method|
|US6368902||May 30, 2000||Apr 9, 2002||International Business Machines Corporation||Enhanced efuses by the local degradation of the fuse link|
|US6433404||Feb 7, 2000||Aug 13, 2002||Infineon Technologies Ag||Electrical fuses for semiconductor devices|
|US6506634 *||Jun 8, 2000||Jan 14, 2003||Kabushiki Kaisha Toshiba||Semiconductor memory device and method for producing same|
|US6710640||Sep 19, 2002||Mar 23, 2004||Infineon Technologies Ag||Active well-bias transistor for programming a fuse|
|EP0661552A1 *||Dec 28, 1994||Jul 5, 1995||Thomson-Csf||Method of acoustical positioning of a towed vehicle behind a boat|
|EP1122784A2||Feb 7, 2001||Aug 8, 2001||Infineon Technologies North America Corp.||Improved electrical fuses for semiconductor devices|
|WO2001093331A2||May 18, 2001||Dec 6, 2001||Infineon Technologies North America Corp.||Fuse link|
|1||IBM Technical Disclosure Bulletin, vol. 37, No. 12, Dec. 1994, p. 617, "Release Interface Tape Programmable Probe Pad". (One Page).|
|2||Klee, et al., "A 0.13 um logic-based embedded DRAM technology with electrical fuses, Cu interconnect in SiLK, sub-7ns random access time and its extension to the 0.10 um generation.", Technical Digest, International Electron Device Meeting 2001, Washington, D.C., Dec. 2-5, 2001, pp. 407-411, (Four Pages).|
|3||*||NN76091161 "IBM technical Disclosure Bulletin" Sep. 1976, US.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7893520||May 12, 2008||Feb 22, 2011||International Business Machines Corporation||Efficient interconnect structure for electrical fuse applications|
|US8133767||Dec 22, 2010||Mar 13, 2012||International Business Machines Corporation||Efficient interconnect structure for electrical fuse applications|
|US8609534||Sep 27, 2010||Dec 17, 2013||International Business Machines Corporation||Electrical fuse structure and method of fabricating same|
|US8912627||Feb 26, 2013||Dec 16, 2014||International Business Machines Corporation||Electrical fuse structure and method of fabricating same|
|US8941110||Nov 17, 2011||Jan 27, 2015||International Business Machines Corporation||E-fuses containing at least one underlying tungsten contact for programming|
|US9385025||Dec 17, 2014||Jul 5, 2016||Globalfoundries Inc.||E-fuses containing at least one underlying tungsten contact for programming|
|US20080122446 *||Oct 15, 2007||May 29, 2008||Dongbu Hitek Co., Ltd.||Test pattern|
|US20090278229 *||May 12, 2008||Nov 12, 2009||International Business Machines Corporation||Efficient interconnect structure for electrical fuse applications|
|US20110092031 *||Apr 21, 2011||International Business Machines Corporation||Efficient interconnect structure for electrical fuse applications|
|International Classification||G01R31/26, G01R31/28, G01R31/02|
|Dec 10, 2001||AS||Assignment|
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:BARD, KAREN A.;IYER, S. SUNDAR KUMAR;REEL/FRAME:012382/0103
Effective date: 20011210
|Jul 17, 2009||FPAY||Fee payment|
Year of fee payment: 4
|Sep 27, 2013||REMI||Maintenance fee reminder mailed|
|Feb 14, 2014||LAPS||Lapse for failure to pay maintenance fees|
|Apr 8, 2014||FP||Expired due to failure to pay maintenance fee|
Effective date: 20140214