|Publication number||US7049905 B2|
|Application number||US 10/884,510|
|Publication date||May 23, 2006|
|Filing date||Jul 6, 2004|
|Priority date||Jan 2, 2004|
|Also published as||US20050146393|
|Publication number||10884510, 884510, US 7049905 B2, US 7049905B2, US-B2-7049905, US7049905 B2, US7049905B2|
|Original Assignee||Scientific Components Coporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (4), Referenced by (5), Classifications (6), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application claims the benefit of Provisional Application No. 60/533,797, filed Jan. 2, 2004.
1. Field of Invention
This invention relate to directional couplers in general and more particularly to directional couplers that have a small overall size.
2. Description of Related Art
Directional couplers are used in a variety of applications in the RF and microwave frequency range.
The electrical signal coupled to the forward and reverse ports depends upon the coupled circuit line characteristic impedance and the coupling between the lines. Directivity is a measure of the directional coupler differentiation between ports.
Printed circuit boards have a dielectric material constant around 2.5. The low dielectric constant causes the overall size of the device to be large when designed for a given circuit line impedance.
A current unmet need exists for a directional coupler that is smaller with good electrical performance and that is low in cost to manufacture.
It is a feature of the invention to provide a directional coupler that has a small size with good electrical performance.
It is a feature of the invention to provide a directional coupler that can be built in high volumes at low cost.
Another feature of the invention is to provide a directional coupler that includes a substrate having a top surface, a bottom surface and several layers. A first circuit line has a first end and a second end. The first circuit line is located on one of the layers. An input port is connected to the first end and an output port is connected to the second end. A second circuit line has a third end and a fourth end. The second circuit line is located on another layer. The first and second circuit lines are located proximate to each other such that they are electromagnetically coupled. A forward coupled port is connected to the third end and a reverse coupled port is connected to the fourth end. A first ground plane is located on the top surface and a second ground plane is located on the bottom surface.
It is noted that the drawings of the invention are not to scale. In the drawings, like numbering represents like elements between the drawings.
Referring now to
Several conductive terminals are located on bottom surface 94B. The terminals are formed from a solderable metal. Terminals T1, T2, T3 and T4 are located on bottom surface 94B. Ground shield or plane G1 is located on bottom surface 94B and has ground terminals T5, T6, T7, T8, T9 and T10. Ground shield or plane G2 is located on top surface 90A. The ground terminals would be soldered to a source of ground potential.
Terminal T1 corresponds to the output port 35. Terminal T2 is the forward coupled port 37. Terminal T3 is the reverse coupled port 38. Terminal T4 is the input port 36.
The terminals are used to electrically connect substrate 52 to a printed circuit board (not shown). The terminals would typically be soldered to the printed circuit board. An orientation mark M1 is placed on top surface 90A in order to prevent incorrect installation on the printed circuit board.
Planar layers 90, 91, 92, 93, and 94 are all stacked on top of each other and form a unitary structure 52 after firing in an oven. Layer 90 is the top layer, layer 94 is the bottom layer and layers 91, 92 and 93 form inner layers. The layers are commercially available in the form of an unfired tape. Each of the layers has a top surface 90A, 91A, 92A, 93A and 94A. Similarly, each of the layers has a bottom surface 90B, 91B, 92B, 93B and 94B. The layers have several circuit features that are patterned on the surfaces. Multiple vias 100 extend through each of the layers. Vias 100 are formed from an electrically conductive material and electrically connect the circuit features on one layer to the circuit features on another layer.
Coupled circuit line 32 is formed on surface 93A. Coupled circuit line 34 is formed on surface 92A. Coupled circuit line 32 has wide ends 32A and 32B and a thin center section 32C. Coupled circuit line 34 has wide ends 34A and 34B and a thin center section 34C. Circuit lines 32 and 34 have a snake like, winding or sinuous shape and are located directly above each other on different planes. Circuit lines 32 and 34 are separated by layer 92. Circuit lines 32 and 34 are electromagnetically coupled through the dielectric medium of layer 92. The circuit lines are formed from a conductive metal material. Circuit lines 32 and 34 are referred to as striplines because they are sandwiched between ground or reference planes G1 and G2.
Via 101 connects terminal T1 to circuit line end 32A. Via 102 connects terminal T2 to circuit line end 34B. Via 103 connects terminal T3 to circuit line end 34A. Via 104 connects terminal T4 to circuit line end 32B.
A mesh ground shield or plane G2 is formed on surface 90A. Another mesh ground shield or plane G1 is formed on surface 94B. Ground buss 102 connects several of the grounded vias 108 together on layers 91, 92 and 93.
The circuit features such as the vias, circuit lines, terminals and ground planes are formed by screening a thick film paste material and firing in an oven. This process is well known in the art. First, layers of low temperature co-fired ceramic have via holes punched, the vias are then filled with a conductive material. Next, the circuit features are screened onto the layers. The terminals, lines and ground planes are formed with a conductive material. The layers are then aligned and stacked on top of each other to form substrate 52. The substrate 52 is then fired in an oven at approximately 900 degrees centigrade to form a single unitary piece.
A directional coupler 30 in the form of substrate 52 was designed, fabricated and tested for electrical performance over the frequency range of 1200 to 4200 MHz. Substrate 52 as built and tested had an overall substrate size of 0.3 inches by 0.25 inches by 0.27 inches. The circuit lines 32 and 34 were designed for an impedance of 50 ohms. Circuit lines 32 and 34 have a line width of 0.005 inches and a line thickness of 0.0003 inches. The vias had a diameter of 0.008 inches. The dielectric constant of the low temperature co-fired ceramic layers was 7.8.
The present invention has several advantages.
Directional coupler 30 is smaller than previous devices and therefore takes up less room when mounted on a printed circuit board.
Fabricating the substrate 52 using a low temperature co-fired ceramic process results in more uniform electrical characteristics.
Because directional coupler 30 is small, more individual couplers can be fabricated from the same sheet of ceramic tape resulting in a lower unit cost.
While the invention has been taught with specific reference to these embodiments, someone skilled in the art will recognize that changes can be made in form and detail without departing from the spirit and the scope of the invention. The described embodiments are to be considered in all respects only as illustrative and not restrictive. The scope of the invention is, therefore, indicated by the appended claims rather than by the description. All changes that come within the meaning and range of equivalency of the claims are to be embraced within their scope.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3617952 *||Aug 27, 1969||Nov 2, 1971||Ibm||Stepped-impedance directional coupler|
|US5032803 *||Feb 2, 1990||Jul 16, 1991||American Telephone & Telegraph Company||Directional stripline structure and manufacture|
|US5742210 *||Feb 12, 1997||Apr 21, 1998||Motorola Inc.||Narrow-band overcoupled directional coupler in multilayer package|
|US6208220 *||Jun 11, 1999||Mar 27, 2001||Merrimac Industries, Inc.||Multilayer microwave couplers using vertically-connected transmission line structures|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US8085113 *||Jun 15, 2009||Dec 27, 2011||National Taiwan University||Complementary-conducting-strip coupled-line|
|US8749989||Dec 28, 2009||Jun 10, 2014||Scientific Components Corporation||Carrier for LTCC components|
|US9543632 *||Aug 20, 2014||Jan 10, 2017||Murata Manufacturing Co., Ltd.||Directional coupler|
|US20100148885 *||Jun 15, 2009||Jun 17, 2010||National Taiwan University||Complementary-conducting-strip Coupled-line|
|US20150109069 *||Aug 20, 2014||Apr 23, 2015||Murata Manufacturing Co., Ltd.||Directional coupler|
|U.S. Classification||333/116, 333/246|
|International Classification||H01P3/08, H01P5/18|
|Nov 25, 2005||AS||Assignment|
Owner name: SCIENTIFIC COMPONENTS CORPORATION, NEW YORK
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:CHEN, LU;REEL/FRAME:017264/0249
Effective date: 20051118
|May 26, 2006||AS||Assignment|
Owner name: SCIENTIFIC COMPONENTS CORPORATION, NEW YORK
Free format text: CORRECTIV;ASSIGNOR:CHEN, LU;REEL/FRAME:017783/0260
Effective date: 20051103
|Sep 1, 2009||FPAY||Fee payment|
Year of fee payment: 4
|Dec 5, 2013||FPAY||Fee payment|
Year of fee payment: 8
|Dec 5, 2013||SULP||Surcharge for late payment|
Year of fee payment: 7