|Publication number||US7094674 B2|
|Application number||US 10/739,477|
|Publication date||Aug 22, 2006|
|Filing date||Dec 18, 2003|
|Priority date||Dec 18, 2002|
|Also published as||DE10259634A1, DE10259634B4, US20040142548, US20060276019|
|Publication number||10739477, 739477, US 7094674 B2, US 7094674B2, US-B2-7094674, US7094674 B2, US7094674B2|
|Inventors||Werner Graf, Henning Haffner, Johannes Kowalewski, Lars Heineck|
|Original Assignee||Infineon Technologies Ag|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (22), Referenced by (12), Classifications (14), Legal Events (7)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The invention relates to a method for production of contacts on a wafer, and more preferably to a method for production of contacts on a wafer with the aid of a lithographic process.
When memory cells are produced in matrix-like arrangements, it is necessary to make contact between each cell and a row and a column line. In order to produce these connections, the cells have to be provided with contacts, which are electrically conductively connected to the lines.
As is described in U.S. Pat. No. 5,482,894 and international application WO 01/09946 A1, when manufacturing DRAM circuits according to the prior art, contacts in the cell array are produced by using a plug/hole mask in a lithographic process. After an exposure and development process, holes are etched in the dielectric between the first metallization layer and the diffusion layer. The etching is in this case carried out selectively for gate encapsulation.
The hole masks which are required for this method are difficult to produce lithographically with the necessary size and accuracy. A further disadvantage occurs as the contact holes become smaller. The subsequent selective etching of the holes as far as the gate encapsulation is more difficult for small structures.
WO 01/09946 A1 describes a method for production of integrated semiconductor components. The necessary contacts are produced first by forming the desired contact as a sacrificial poly-silicon DOT, then by embedding this DOT in BPSG in a subsequent process, and by later removing the sacrificial poly-silicon once again. The contact holes are then filled with a conductive material, thus forming a conductive connection.
In this method, the distance between the structures is very small, owing to the progress in the miniaturization of the memory structures and the use of a checkerboard design. This improves the capability to form resist feet between the resist DOTs that are produced. A disadvantage of the method is that the resist DOTs which are required in the meantime are relatively high, as isolated structures, and can easily fall down.
A preferred embodiment of the invention provides a method which overcomes the disadvantages of the complex plug/hole lithography process, and which avoids any increase in the process complexity.
The preferred embodiment provides a method of forming a semiconductor device, such as a dynamic random access memory. A surface, e.g., a silicon substrate, includes a plurality of contacts, e.g., bitline contacts, laid out in a matrix of rows and columns. A first plurality of strips is formed over the surface. Each strip in the first plurality is disposed along a diagonal of the matrix. A second plurality of strips is formed over the surface and over the first plurality of strips. Each strip in the second plurality is disposed along a row of the matrix. Contacts can be formed by removing portions of the first plurality of strips not underlying the second plurality of strips.
One advantageous embodiment of the invention provides for the production of strip structures by means of a lithographic process, using a first and a second exposure mask, each mask having a parallel strip structure.
Another advantageous embodiment of the invention provides for the strip structure to be corrugated or to be provided with corrections in selected areas in a layer which are predetermined by the chip design.
A further embodiment of the invention provides for the parallel strip structure in one layer to have a greater distance between one strip center and an adjacent strip center than the strip structure in another layer.
Another embodiment of the invention provides for the width of the strips in one strip structure to be the same as that of the width of the strips in another strip structure, and for the space between the strips of one strip structure to be greater than the space between the strips in another strip structure.
A further embodiment of the invention provides for a rotated strip structure wherein the rotated strip structure has the greater space between the strips.
Another embodiment of the invention provides for the contacts to be formed by over-etching the space between the M0 strip structures, with the CB strip structures being cut through.
A further embodiment of the invention provides for the M0 strip structure to form row lines for the memory cells which are arranged in the same row.
Another advantageous embodiment of the invention provides for positive resist or negative resist to be used for the lithography step.
For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawings, in which:
The making and using of the presently preferred embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.
Aspects of the present invention will now be described. The preferred embodiment will first be described textually. A specific example will then be discussed with respect to
According to the present invention, the preferred embodiment method is achieved by using strip structures extending over two layers for the structuring of the contacts. The strip structure in the first layer is rotated at a predetermined angle with respect to the strip structure in the second layer, and the contacts are formed in the mutually overlapping areas of the strip structures in the two layers. An example of the structure is shown in
In this case, a strip structure is used in one layer and is aligned at an angle of, for example, 45 degrees with respect to the base layer of the chips. This strip structure is designed using a checkerboard arrangement such that the strips lie over the CB (bitline contact) surfaces of the memory cells. The cells are electrically connected to one another by means of these strips. A second layer, which is arranged above the first layer, is aligned in the direction of the base layer of the chips. This alignment of the layers results in areas which are covered not only by the strip structure in the first layer but also by the strip structure in the second layer. In a subsequent method step, the strip structure of the lower, rotated layer is cut through at those points which are not covered by the upper strip structure, and the overlapping portion is used to form the desired contacts to a structure which is located deeper on the wafer. An appropriate configuration of the uppermost strip structure allows it to connect the contacts that are produced to one another, for example as a row line.
The strips are formed by using two exposure masks. Once a number of preparatory method steps have been completed, for example those used for the production of DRAM memory cells, a positive or negative resist is applied. Then a first exposure mask is used in a lithographic method step to produce the first parallel strip structure which, after the development process and depending on the photoresist that is used, corresponds to the CB tracks or the trenches between the tracks. The tracks or trenches are placed at an angle of 45 degrees with respect to the base layer of the chips. After a number of method steps, the uppermost metallization layer (M0) is structured. This layer is also in the form of strips, with the alignment of these strips, with respect to the base layer of the chips, being zero degrees.
The contact is formed at the points at which the parallel strips of the two structures overlap. This assumes that the strip structures be placed at an angle to one another. In the preferred embodiment, the angle between the strip structures is 45 degrees. Angles other than that of 45 degrees may also be used, so long as the chosen angle allows contact to be made at the necessary points. Each memory cell design will determine what angles can be used.
After the structuring of the metallization layer M0 (e.g., the level of metal closest to the semiconductor body), the CB tracks which are located underneath it are cut through by over-etching the space between the M0 tracks, so that the contacts remain as CB plugs. The process of cutting through by means of M0 over-etching is possible since the CB tracks lead over encapsulated GC (gate contact) tracks by virtue of the checkerboard design in the M0 intermediate space, so that the etching need not be continued as far as the substrate.
In the checkerboard design used for producing the contacts, the distances between adjacent structures become even smaller by doubling the number of contacts. In order to reduce the increased risk of a short circuit between the structures resulting from this effect, for example the shortening of the distance between the CB layer and the AA (active area) layer or else between adjacent cells, the linear profile of the strips may be modified to a corrugated profile as shown in
The distance between the parallel strips, also referred to as the pitch, is measured from the track center of one strip to the track center of an adjacent strip. Due to the chip design, for a layer which is rotated 45 degrees, the distance increases by the square root of two. If the width of the strips with respect to the other layer remains the same, the free space between the strips is thus increased.
The M0 strip structure may also form row lines for the memory cells which are arranged in the same row. The memory cells which are arranged in a matrix make contact with a row line and a column line, with the function of the row line being provided by the M0 strip structure, which is structured according to the method provided herein.
Referring now to
In the preferred embodiment, the contacts 1 are formed on the surfaces 2, which are identified by “CB”. In order to produce the contact structures, a structure comprising parallel strips is formed by means of a first exposure mask using a lithographic process. These parallel strips form tracks which lead over the CB surfaces of the memory cells and connect them to one another at an angle of 45 degrees to the basic grid. This structure of the CB tracks 3 is formed from a resist track or trench, depending on the resist that is used, after an exposure and development process, and is formed by appropriate subsequent process steps, depending on the requirements for the chip.
Once this layer has been formed, a further lithographic process step is carried out, in which a second exposure mask is used. This likewise has a parallel strip structure, with the distance between the strips being less than that in the first mask. The strips are aligned in the base layer of the chips, that is at an angle of zero degrees. After a further exposure and development process, as well as the corresponding necessary further method steps, the M0 tracks 4 as illustrated in
These M0 tracks 4 in the uppermost metallization layer produce the connection for the contacts 1 located underneath it for the memory cells as a row line in a memory matrix, and need not be provided by further method steps following the contact formation.
In addition to the production of the contacts by means of a lithographic process, it is also possible for the necessary structures, for example the conductor tracks for a contact-making layer, to be applied directly or for exposure of a photoresist layer to be carried out using a laser rather than by using an exposure mask.
While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications and combinations of the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to the description. It is therefore intended that the appended claims encompass any such modifications or embodiments.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5139924 *||Jun 17, 1988||Aug 18, 1992||Svensson Lars Goeran||Method for producing a circuit board and a circuit-board preform for use in carrying out the method|
|US5289037||May 14, 1992||Feb 22, 1994||Siemens Aktiengesellschaft||Conductor track configuration for very large-scale integrated circuits|
|US5482894||Aug 23, 1994||Jan 9, 1996||Texas Instruments Incorporated||Method of fabricating a self-aligned contact using organic dielectric materials|
|US5672894||Oct 19, 1995||Sep 30, 1997||Nippondenso Co., Ltd.||Semiconductor device|
|US5835396 *||Oct 17, 1996||Nov 10, 1998||Zhang; Guobiao||Three-dimensional read-only memory|
|US5959321 *||Jul 29, 1997||Sep 28, 1999||Lg Semicon, Ltd.||DRAM matrix of basic organizational units each with pair of capacitors with hexagon shaped planar portion|
|US6262487||Jun 23, 1999||Jul 17, 2001||Kabushiki Kaisha Toshiba||Semiconductor integrated circuit device, semiconductor integrated circuit wiring method, and cell arranging method|
|US6353190 *||Oct 8, 1999||Mar 5, 2002||Sumitomo Wiring Systems, Ltd.||Lattice-shaped circuit board|
|US6390830 *||Sep 12, 2000||May 21, 2002||Sumitomo Wiring Systems, Ltd.||Bus bar-connecting structure|
|US6525953 *||Aug 13, 2001||Feb 25, 2003||Matrix Semiconductor, Inc.||Vertically-stacked, field-programmable, nonvolatile memory and method of fabrication|
|US6567287 *||Jun 29, 2001||May 20, 2003||Matrix Semiconductor, Inc.||Memory device with row and column decoder circuits arranged in a checkerboard pattern under a plurality of memory arrays|
|US6607944 *||Jul 30, 2001||Aug 19, 2003||Micron Technology, Inc.||Method of making memory cell arrays|
|US6621110 *||Jun 13, 2000||Sep 16, 2003||Hitachi, Ltd.||Semiconductor intergrated circuit device and a method of manufacture thereof|
|US6731557 *||Jun 20, 2002||May 4, 2004||Stmicroelectronics S.R.L.||Method of refreshing an electrically erasable and programmable non-volatile memory|
|US6737675 *||Jun 27, 2002||May 18, 2004||Matrix Semiconductor, Inc.||High density 3D rail stack arrays|
|US6768661 *||Jun 27, 2002||Jul 27, 2004||Matrix Semiconductor, Inc.||Multiple-mode memory and method for forming same|
|US6780711 *||Sep 23, 2002||Aug 24, 2004||Matrix Semiconductor, Inc||Vertically stacked field programmable nonvolatile memory and method of fabrication|
|US20020034877||May 3, 2001||Mar 21, 2002||Shin Kyoung-Sub||Method of forming a self-aligned contact, and method of fabricating a semiconductor device having a self-aligned contact|
|JPH0376121A||Title not available|
|JPH09213609A||Title not available|
|JPS6064448A||Title not available|
|WO2001009946A1||Jul 29, 1999||Feb 8, 2001||Infineon Technologies Ag||Method for producing integrated semiconductor components|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7265041 *||Dec 19, 2005||Sep 4, 2007||Micrel, Inc.||Gate layouts for transistors|
|US7713873||May 12, 2008||May 11, 2010||Samsung Electronics Co., Ltd.||Methods of forming contact structures semiconductor devices|
|US7833842 *||Dec 3, 2009||Nov 16, 2010||Hewlett-Packard Development Company, L.P.||Mixed-scale electronic interface|
|US8378497||Apr 13, 2010||Feb 19, 2013||Samsung Electronics Co., Ltd.||Contact structures and semiconductor devices including the same|
|US9064746 *||Nov 8, 2012||Jun 23, 2015||Skyworks Solutions, Inc.||Devices and methods related to field-effect transistor structures for radio-frequency applications|
|US9159743 *||Nov 8, 2012||Oct 13, 2015||Skyworks Solutions, Inc.||Radio-frequency switches having silicon-on-insulator field-effect transistors with reduced linear region resistance|
|US20070138549 *||Dec 19, 2005||Jun 21, 2007||Schyi-Yi Wu||Gate layouts for transistors|
|US20080284029 *||May 12, 2008||Nov 20, 2008||Seong-Goo Kim||Contact structures and semiconductor devices including the same and methods of forming the same|
|US20100081238 *||Dec 3, 2009||Apr 1, 2010||Williams R Stanley||Mixed-scale electronic interface|
|US20130115895 *||Nov 8, 2012||May 9, 2013||Skyworks Solutions, Inc.||Devices and methods related to field-effect transistor structures for radio-frequency applications|
|US20130130630 *||Nov 8, 2012||May 23, 2013||Skyworks Solutions, Inc.||Radio-frequency switches having silicon-on-insulator field-effect transistors with reduced linear region resistance|
|US20130203253 *||Aug 29, 2012||Aug 8, 2013||Ai Inoue||Method of forming pattern and method of manufacturing semiconductor device|
|U.S. Classification||438/598, 257/E21.658, 438/128, 257/E21.577, 438/669, 438/618, 438/652|
|International Classification||H01L21/768, H01L21/8242, H01L21/44|
|Cooperative Classification||H01L21/76897, H01L27/10888|
|European Classification||H01L27/108M4D4, H01L21/768S|
|Apr 5, 2004||AS||Assignment|
Owner name: INFINEON TECHNOLOGIES AG, GERMANY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:GRAF, WERNER;HAFFNER, HENNING;KOWALEWSKI, JOHANNES;AND OTHERS;REEL/FRAME:014494/0100;SIGNING DATES FROM 20040105 TO 20040113
|Dec 26, 2006||CC||Certificate of correction|
|Jan 15, 2010||AS||Assignment|
Owner name: QIMONDA AG, GERMANY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:023796/0001
Effective date: 20060425
|Feb 16, 2010||FPAY||Fee payment|
Year of fee payment: 4
|Feb 17, 2014||FPAY||Fee payment|
Year of fee payment: 8
|May 8, 2015||AS||Assignment|
Owner name: INFINEON TECHNOLOGIES AG, GERMANY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:QIMONDA AG;REEL/FRAME:035623/0001
Effective date: 20141009
|Oct 15, 2015||AS||Assignment|
Owner name: POLARIS INNOVATIONS LIMITED, IRELAND
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INFINEON TECHNOLOGIES AG;REEL/FRAME:036873/0758
Effective date: 20150708