|Publication number||US7202112 B2|
|Application number||US 10/972,180|
|Publication date||Apr 10, 2007|
|Filing date||Oct 22, 2004|
|Priority date||Oct 22, 2004|
|Also published as||US7309910, US20060099789, US20070105282|
|Publication number||10972180, 972180, US 7202112 B2, US 7202112B2, US-B2-7202112, US7202112 B2, US7202112B2|
|Inventors||Craig S. Mitchell, Belgacem Haba|
|Original Assignee||Tessera, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (28), Non-Patent Citations (2), Referenced by (1), Classifications (27), Legal Events (5)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention relates to microelectronic packages and methods of manufacturing such packages.
Microelectronic elements such as semiconductor chips ordinarily are provided in packages which physically and chemically protect the microelectronic element itself, and which facilitate mounting and electrical connection of the microelectronic element to a larger circuit. For example, semiconductor chips typically are flat bodies having generally planar front and rear surfaces, with contacts disposed on the front surface connected to the internal electrical circuitry of the chip itself. Semiconductor chips typically are provided in packages which enclose the chip and which define terminals electrically connected to the contacts of the chip itself. By placing the package on a circuit panel and connecting the terminals to the circuit panel, the chip can be mounted and connected to the circuit. One type of chip package, referred to herein as a “carrier package,” utilizes a dielectric element which has a very small circuit board or flexible circuit panel with metallic terminals and leads formed in place on the circuit panel. Typically, the chip is mounted on the dielectric so that the chip overlies a top surface of the dielectric, with the front or rear surface of the chip facing downwardly toward the dielectric, and the terminals are exposed at a bottom surface of the dielectric. An encapsulant may cover the chip and the top surface of the dielectric.
Typically, the metallic terminals and leads of a carrier package are extremely thin metal strips, typically no more than 50 microns thick. Such strips can be formed either by selectively depositing a metal such as copper on the dielectric, or by applying a layer of metal to the dielectric and then etching the layer to leave the strips. These thin structures, as a whole, are not self-supporting; although small portions of the leads may project beyond edges of the dielectric or over holes in the dielectric, at least the major portion of each lead is intimately bonded to the dielectric and relies upon the dielectric for structural supporting during processing and during service.
Carrier packages can be provided in numerous forms, including chip scale packages having dimensions in the horizontal directions, parallel to the front and rear surfaces of the dielectric, only slightly larger than the corresponding dimensions of the chip itself. Certain chip size carrier packages can be made with the terminals arranged in an “area array” so that the terminals are distributed in an array spread out over a substantial portion of the area of the bottom surface of the dielectric, rather than being disposed in only one or two rows. The area array arrangement provides larger spacing distances between adjacent terminals. Also, as shown, for example, in certain embodiments of U.S. Pat. No. 5,679,977, such a package may allow movement of the terminals relative to the chip. When the package is mounted to a circuit board, the terminals may be bonded to the corresponding contact pads of the circuit board as, for example, by solder balls. Movement of the terminals relative to the chip can compensate for differential thermal expansion and contraction of the chip and circuit board during manufacture and during service. This, in turn, reduces stress and strain in the bonds and thus enhances the reliability of the system.
Another principal type of microelectronic package is commonly referred to as a “lead frame” package. A lead frame package begins with a self-supporting metallic element referred to as the “lead frame” incorporating terminals and strips of relatively thick metal connecting the terminals to bus bars formed integrally with the strips and terminals. Such a lead frame may be fabricated by conventional metal working processes using dies to punch out unwanted areas from a metal sheet, or by etching a metal sheet. The lead frame is assembled with a microelectronic element such as a semiconductor chip, and the contacts of the chip are connected to individual metallic strips so that the metallic strips serve as leads connecting the contacts of the chip to the terminals. The resulting assembly is then encapsulated, typically by applying a protective material referred to as an “overmold,” leaving the bus bars and portions of the strips adjacent the bus bars projecting from the overmolding. The bus bars are then removed. In some lead frame packages, relatively large portions of the strips project from the overmold, and the bus bar removal process is conducted so as to leave these large portions projecting substantial distances from the overmold. The ends of the strips remote from the overmold constitute the terminals. Packages formed in this manner typically are substantially larger than the chip itself. In a variant of this process, the projecting portions of the strips may be bent inwardly so that they extend underneath the bottom surface of the overmold.
As shown in U.S. Pat. Nos. 5,428,248 and 5,963,433, lead frame packages can be made using a lead frame with strips having chip connection ends and terminals projecting inwardly from bus bars positioned on opposite sides of a central space, and with terminals provided at the inner ends of these leads. The chip is positioned above the inwardly projecting leads, typically with the front face facing upwardly and connected to the leads by wire bonds. In this arrangement, the leads “fan-in” or extend inwardly, towards the center of the package, from the point of connection with the wire bonds to the terminals. After overmolding, the outer ends of the leads are removed as by punching the assembly using a die to break off the outer ends at the outer edges of the overmolding. The resulting package has the terminals disposed beneath the chip, and hence is relatively compact. Such a package, however, typically accommodates only two or four rows of terminals. As shown, for example, by U.S. Pat. Nos. 5,998,877; 5,863,805; and 6,427,976, the lead frame may be fabricated with leads projecting into the central space from bus bars on opposite sides of the central space. The chip is mounted with the front or contact-bearing face facing toward the leads, and wire bonds are applied to connect the chip contacts to the inner ends of the leads. Here again, the assembly is overmolded, leaving the outer ends of the leads and bus bars outside of the area covered by the overmold. The outer ends of the leads are removed, as by punching or shearing the assembly. Portions of the leads within the area covered by the overmold are exposed at the bottom surface of the overmold and serve as terminals for the package. In these arrangements, the leads “fan-out” from the point of connection with the wire bonds to the terminals; that is, the terminals are further from the center of the package than the points of connection to the wire bonds. This arrangement can be used with chips having contacts disposed in one or more rows adjacent the center of the chip.
Shin et al., U.S. Pat. No. 5,866,939 and Kim, U.S. Pat. No. 6,118,174 disclose variants of the “fan-in” approach, in which the terminal ends of the leads are disposed in an area array disposed wholly or partially beneath the chip. Here again, the leads are initially provided in lead frames with the leads projecting inwardly from bus bars into a central opening or space. In these arrangements as well, however, the outer ends of the leads are removed by punching or shearing after connection of the chip and encapsulation, so that the leads necessarily include stubs projecting beyond the wire bond to the outer periphery of the overmolding. These stubs can affect the electrical performance of the packaged semiconductor chip, particularly where the chip is operated with signals at high frequencies. The stubs serve as small antennas which may radiate the signals sent along the leads, or which may receive interfering signals.
Additionally, during the overmolding process, considerable care must be taken to avoid covering the terminal ends of the leads with the overmolding. Typically, the leads must have vertical bends or offsets along their length, so that the terminals are disposed at a selected vertical distance below the chip. This allows the overmolding to be applied below the chip. Even where this approach is taken, however, the mold must be carefully constructed and operated to avoid covering the terminal ends of the lead with the overmolding.
Additionally, some chip-size and near chip-size lead frame packages encounter mechanical difficulties such as high internal stresses at boundaries between the leads and the overmolding, and high stresses applied to the solder or other bonds used to connect the terminals ends of the leads to the circuit board.
Thus, despite the considerable effort devoted in the art heretofore to development of lead frame packages and methods of making the same, further improvements would be desirable.
One aspect of the invention provides a microelectronic package. The package according to this aspect of the invention desirably includes a microelectronic element having contacts and a dielectric element, at least a portion of the dielectric element extending beneath the microelectronic element. The package according to this aspect of the invention desirably also includes a structure including portions of a lead frame. This structure desirably includes a plurality of terminals and leads formed integrally with the terminals. At least some of the terminals and at least some of the leads are disposed entirely beneath the microelectronic element, and at least some of the contacts on the microelectronic element are connected to at least some of the terminals by at least some of the leads. Most preferably, the leads and terminals desirably are derived from portions of a lead frame by a process as discussed below.
A further aspect of the invention provides a method of making a microelectronic package. A method according to this aspect of the invention desirably includes the step of providing a lead frame including at least one bus element and a plurality of branches extending from the bus element. Each such branch desirably includes a terminal and an elongated lead extending between the bus element and the terminal. The method further includes the step of applying a carrier element to the lead frame to form a laminate, with the branches adhering to the carrier element, and then severing the branches from the bus element, leaving the branches mechanically connected to one another by the carrier element so as to form an in-process unit. The in-process unit may be subsequently assembled with a microelectronic element. This assembly step may be performed so that the microelectronic element overlies at least some of the leads and terminals. The severing step may include punching the laminate so as to remove portions of the lead frame.
A further aspect of the invention provides a microelectronic package including a microelectronic element having front and rear surfaces and edges extending between these surfaces, and having contacts exposed at the front surface. The package according to this aspect of the invention desirably also includes a substantially planar structure which includes portions of a lead frame. The substantially planar structure includes a plurality of terminals and leads formed integrally with the terminals. Most preferably, at least some of the terminals and at least some of the leads are disposed at least partially beneath the microelectronic element with one of the surfaces of the microelectronic element facing downwardly toward this structure. At least some of the contacts of the microelectronic element are connected to at least some of the terminals by at least some of the leads. The structure according to this aspect of the invention desirably includes an encapsulant at least partially covering the edges of the microelectronic element. Most preferably, the package also includes a dielectric element extending beneath the microelectronic element, and at least some of the leads and terminals are attached to the dielectric element.
A process in accordance with one embodiment of the present invention utilizes a lead frame 20 (
In this embodiment, lead frame 20, and particularly leads 28 and terminals 26, are substantially flat. That is, the upper surface of the lead frame, facing toward the viewer in
Lead frame 20 desirably is a self-supporting structure. That is, the lead frame itself can be supported by supporting bus element 22 in normal gravity, with the lead frame in a flat orientation, with the bus element 22 and branches 24 extending generally horizontally in the gravitational frame of reference, without permanently deforming the lead frame and with the lead frame maintaining physical coherence. Typically, lead frame 20 is formed from one or more electrically-conductive metals as, for example, copper or copper-based alloys. The lead frame may be formed by conventional processes normally used in fabrication of lead frames as, for example, etching a metallic sheet, mechanical working of a metallic sheet as in a stamping or punching die, and combinations of these processes. Typically, the leads and terminals are more than about 50 microns thick, most commonly about 100 to about 200 microns thick, although this thickness will vary with the composition of the metal and the size of the lead frame.
Terminals 26 desirably have surfaces which are wettable by a bonding material to be used in assembly of the completed package. Where the completed package is to be bonded using a solder, the terminals 26 desirably have solder-wettable surfaces. Merely by way of example, such solder-wettable surfaces may be provided by plating the lead frame with gold or a gold-containing alloy so as to form a surface which is resistant to oxidation. Leads 28 desirably are not wettable by the bonding material. The leads may be treated to provide a wetting-resistant surface or, in the case of copper, may simply be allowed to oxidize during a storage or dwell period after fabrication, so as to provide a coating of a copper oxide. In other arrangements, the leads may be plated with a solder-resistant metal or covered by a polymeric film (not shown).
Preferably, the lead frame is fabricated in the form of a continuous or semi-continuous sheet or strip, such as a strip 30 (
In the next stage of the operation, each lead frame 20 is united with a carrier element 34, to form a structure referred to herein as a “laminate” 36, seen in sectional view in
Preferably, the dielectric elements associated with the various lead frames are provided in a continuous sheet or roll, so that the dielectric elements may be united with the lead frames in strip 30 (
The bottom surface 40 of the dielectric element adheres to the confronting surfaces of lead frame 20. The bottom surface of the dielectric element may be coated with a separate layer of an adhesive (not shown). Alternatively, the adhesion may be provided by the materials constituting adjacent layers of the dielectric element. For example, where the dielectric element includes a settable material such as a thermoplastic or a curable thermoset such as a polyimide, and the dielectric material is not completely set at the time of lamination, adhesion may be provided by setting of the dielectric material. Also, the dielectric element 40 may include materials of the type commonly used as die attach adhesives, either as a coating overlying another dielectric layer or as the entirety of the dielectric element.
In the next stage of the process, bus element 22 (
The resulting in-process unit 46 retains the terminals and leads of the original lead frame, but the terminals and leads are now electrically disconnected from one another. The structure including the terminals and leads desirably remains substantially flat, without bends or jogs in the leads. The terminals and leads are held in place relative to one another and maintained as a coherent assembly by the dielectric element 34. The in-process units desirably are handled in the form of a continuous or semi-continuous strip, sheet or tape. In the particular configuration depicted in
In the next stage of the process, each in-process unit 45 is united with a microelectronic element such as a semiconductor chip 50 (
The processes used to mount the chips perform the wire-bonding operation and apply the bond encapsulant may be similar to those used in assembly of carrier-type packages. Here again, the dielectric elements, and hence the in-process units, desirably remain in the form of a continuous or semi-continuous sheet, strip or tape during the chip-mounting procedure.
After mounting the chip 50, and desirably after application of the wire bonds and bond encapsulant, a further encapsulant referred to as an “overmolding” 68 (
After application of the overmolding, the packages are singulated or removed from the continuous sheet or tape, as by trimming each dielectric element along its margins so as to form edges 78. These edges may be disposed near the corresponding edges 80 of the overmolding 68. Thus, the entire package may have horizontal extent equal to or only slightly larger than the horizontal extent of the overmolding, which in turn, may be only slightly larger than the horizontal extent of chip 50. The trimming operation may be performed, for example, by cutting or punching the dielectric element.
The resulting microelectronic package has a bottom surface 40 defined by the bottom surface of the dielectric element and has the terminals 26 of the original lead frame exposed at this bottom surface. Each terminal 26 is connected by a lead 28 and a wire bond 64 to one of the contacts of the chip. Each branch 24 remaining from the lead frame is “stubless.” That is, each branch of the lead frame extends from the contact end 44 of a lead 28 to the terminal 26, but does not extend substantially beyond the terminal or beyond the contact end of the lead, where the lead joins a wire bond 64. This configuration minimizes RF emissions from the package and unwanted RF reception by the package. Moreover, where dielectric element 34 provides compliance, terminals 26 remain movable with respect to chip 50. The resulting package, thus, provides many of the desirable properties which can be achieved in carrier-type packages. The package can be tested as, for example, by engaging terminals 26 with a test fixture. The compliance in the package can allow movement of terminals 26 independently of other terminals and thus facilitate engagement of all of the terminals simultaneously with the test fixture. In use, the package may be mounted on a circuit board 90 having contact pads 92 as by solder 94 or other bonding material. The mounting procedure may be performed using standard surface-mount techniques. The compliance of the package promotes movement of terminals 26 relative to chip 50 so as to compensate for differential thermal expansion and contraction of chip 50 and circuit panel 90, as may occur during the bonding process and during service. Thus, during differential thermal expansion or contraction, some or all of the contact pads 92 and the circuit board may move relative to the contacts 52 on the chip. Absent movability of terminal 26, this movement of the contact pads relative to the chip contacts would tend to cause deformation (stress) and strain in the bonding material 94 connecting the terminals 26 with the contact pads. The terminals can move under the influence of loads applied by the contact pads through the bonding material, and thus can move so as to follow at least partially the movement of the contact pads and thus reduce the stress and strain applied to the bonding material. Such compensation need not relieve all of the stress and strain in the bonding material, but desirably serves to appreciably reduce the stress and strain which would occur absent such movement. This effect tends to increase the reliability of the package, and the assembly of the package and circuit board, during thermal cycling.
In a lead frame 120 according to a further embodiment (
In this embodiment, the punching operation used to sever the bus elements from the leads does not form holes 142. Also, in the completed assembly, leads 128 extend horizontally inwardly, toward the medial plane 160 of the chip, so that terminals 126 are disposed closer to the medial plane than the contact ends 144. This arrangement can be used, for example, where the contacts 152 on the chip are provided in rows adjacent the periphery of the chip. In this embodiment as well, the leads and terminals are devoid of extraneous stubs left as a result of the process. Here again, the entirety of the leads and terminals are disposed in the area covered by chip 150 and entirely within the area covered by the overmolding (not shown).
In a further variant (
In yet another variant (
Chip 350 is placed with its contact-bearing or front surface facing upwardly, away from the lead frame and dielectric element. Also, in this embodiment, the dielectric element 334 is positioned beneath the lead frame, so that the lead frame is disposed between the dielectric element and the rear surface 356 of the chip. The rear surface 356 may be provided with a dielectric passivation layer (not shown). Alternatively, a further dielectric element as, for example, a solder mask layer, may be provided between the lead frame and the terminals 326 and leads 328. The contact ends 344 of leads 328 project outwardly beyond the edges 358 of the chip and are connected to the contacts 352 of the chip by further lead portions, such as wire bonds 364 extending upwardly from the contact ends to the contacts 352 of the chip. In this arrangement, the entirety of the leads and contacts is not disposed beneath the chip. However, because the contact ends 344 are formed by severing prior to application of the overmold encapsulant 368, the contact ends of the leads may be disposed entirely inboard of the edges 380 defined by the overmold. Thus, the ends of the leads are not exposed at the exterior of the overmold. Here again, the leads 328 and terminals 326 do not have residual stubs. In a further variant, the side elements 323 of the lead frame are removed prior to application of the overmold.
In the embodiment of
In a further variant, the severing operation performed prior to application of the overmolding may entirely remove portions of the dielectric element adjacent the edges of the dielectric element. However, because the severing operation is performed prior to application of the overmolding, the leads need not extend to the edges of the overmolding.
In yet another variant, the dielectric element is used as a temporary element during fabrication of the package, and then removed from the package. For example, in the embodiment of
In the embodiments discussed above, the terminals are provided as solderable terminals suitable for mounting by techniques such as surface-mounting. In further variants, the terminals may be provided as downwardly-projecting elements suitable for engagement with a socket. Also, the techniques discussed above can be utilized in fabrication of more complex packages which accommodate more than one chip per package. In such an arrangement, the lead frame would be provided with leads and terminals suitable for connection to a multiplicity of chips. Alternatively or additionally, microelectronic elements other than semiconductor chips as, for example, integrated passive devices having chip-like configurations or discrete passive devices can be mounted using the techniques discussed above.
As these and other variations and combinations of the features discussed above can be utilized without departing from the present invention as defined by the claims, the foregoing description of the preferred embodiments should be taken by way of illustration rather than by way of limitation of the invention as defined by the claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5122860||Aug 25, 1988||Jun 16, 1992||Matsushita Electric Industrial Co., Ltd.||Integrated circuit device and manufacturing method thereof|
|US5157475||Jul 6, 1989||Oct 20, 1992||Oki Electric Industry Co., Ltd.||Semiconductor device having a particular conductive lead structure|
|US5157480||Feb 6, 1991||Oct 20, 1992||Motorola, Inc.||Semiconductor device having dual electrical contact sites|
|US5406028||Feb 18, 1994||Apr 11, 1995||Hitachi, Ltd.||Packaged semiconductor device having stress absorbing film|
|US5428248||Aug 15, 1994||Jun 27, 1995||Goldstar Electron Co., Ltd.||Resin molded semiconductor package|
|US5466888||Feb 7, 1995||Nov 14, 1995||Hitachi, Ltd.||Packaged semiconductor device having stress absorbing film|
|US5608265||Mar 9, 1994||Mar 4, 1997||Hitachi, Ltd.||Encapsulated semiconductor device package having holes for electrically conductive material|
|US5610436||Jun 7, 1995||Mar 11, 1997||Bourns, Inc.||Surface mount device with compensation for thermal expansion effects|
|US5679977||Apr 28, 1993||Oct 21, 1997||Tessera, Inc.||Semiconductor chip assemblies, methods of making same and components for same|
|US5693573||Jan 17, 1997||Dec 2, 1997||Lg Semicon Co., Ltd.||Semiconductor package lead deflash method|
|US5863805||Aug 2, 1996||Jan 26, 1999||Industrial Technology Research Institute||Method of packaging semiconductor chips based on lead-on-chip (LOC) architecture|
|US5866939||Dec 31, 1996||Feb 2, 1999||Anam Semiconductor Inc.||Lead end grid array semiconductor package|
|US5886404||Jun 17, 1997||Mar 23, 1999||Lg Semicon Co., Ltd.||Bottom lead semiconductor package having folded leads|
|US5963433||Sep 17, 1997||Oct 5, 1999||Lg Semicon Co., Ltd.||Bottom lead semiconductor package with recessed leads and fabrication method thereof|
|US5998877||Aug 22, 1997||Dec 7, 1999||Oki Electric Industry Co., Ltd.||Semiconductor device packaged in plastic and mold employable for production thereof|
|US6118174||Dec 17, 1997||Sep 12, 2000||Lg Semicon Co., Ltd.||Bottom lead frame and bottom lead semiconductor package using the same|
|US6150709||Dec 1, 1998||Nov 21, 2000||Anam Semiconductor Inc.||Grid array type lead frame having lead ends in different planes|
|US6204553 *||Aug 10, 1999||Mar 20, 2001||Walsin Advanced Electronics Ltd.||Lead frame structure|
|US6246117||Dec 14, 1999||Jun 12, 2001||Nec Corporation||Semiconductor device comprised of a ball grid array and an insulating film with preformed land openings|
|US6427976||Dec 15, 1999||Aug 6, 2002||Siliconware Precision Industries Co., Ltd.||Lead-frame-based chip-scale package and method of manufacturing the same|
|US6545364||Mar 16, 2001||Apr 8, 2003||Sanyo Electric Co., Ltd.||Circuit device and method of manufacturing the same|
|US6590281||Jan 30, 2002||Jul 8, 2003||Siliconware Precision Industries Co., Ltd.||Crack-preventive semiconductor package|
|US6635957||Mar 9, 2001||Oct 21, 2003||Asat Ltd.||Leadless plastic chip carrier with etch back pad singulation and die attach pad array|
|US20010031553 *||May 10, 2001||Oct 18, 2001||Corisis David J.||Leads under chip in conventional IC package|
|US20030057542||Sep 18, 2002||Mar 27, 2003||Giovanni Frezza||Leads of a no-lead type package of a semiconductor device|
|US20040100772 *||Dec 18, 2002||May 27, 2004||Chye Lim Thiam||Packaged microelectronic component assemblies|
|JPH0394459A||Title not available|
|JPH05129473A||Title not available|
|1||Suhir, E., "Die Attachment Design and Its Influence on Thermal Stresses in the Die and the Attachment," 1987 Proceedings 37th Electronic Components Conf., May 11-13, 1978, pp. 508-517.|
|2||Suzuki, K. et al., "Silicone Die Bond Adhesive and Clean In-Line Cure for Copper Lead Frame," IEEE Transactions on Components, Hybrids and Mfg. Tech., vol. 13, No. 4, Dec. 1990.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US20090009408 *||Sep 15, 2008||Jan 8, 2009||Broadcom Corporation||Integrated circuit with bonding wire antenna structure and methods for use therewith|
|U.S. Classification||438/123, 257/E23.039, 257/E23.055, 257/672, 257/E21.504|
|International Classification||H01L21/50, H01L23/495|
|Cooperative Classification||H01L2924/00014, H01L2924/181, H01L2224/06136, H01L2224/06135, H01L24/48, H01L2224/48228, H01L23/49572, H01L2924/01078, H01L2924/15311, H01L23/3114, H01L23/4951, H01L21/565, H01L2224/48091, H01L2924/01079, H01L2224/4824, H01L2224/48227|
|European Classification||H01L23/31H1, H01L23/495J, H01L23/495A4, H01L21/56M|
|Jan 31, 2005||AS||Assignment|
Owner name: TESSERA, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MITCHELL, CRAIG S.;HABA, BELGACEM;REEL/FRAME:015639/0390
Effective date: 20050110
|Jul 1, 2008||CC||Certificate of correction|
|Sep 9, 2010||FPAY||Fee payment|
Year of fee payment: 4
|Sep 10, 2014||FPAY||Fee payment|
Year of fee payment: 8
|Dec 2, 2016||AS||Assignment|
Owner name: ROYAL BANK OF CANADA, AS COLLATERAL AGENT, CANADA
Free format text: SECURITY INTEREST;ASSIGNORS:INVENSAS CORPORATION;TESSERA, INC.;TESSERA ADVANCED TECHNOLOGIES, INC.;AND OTHERS;REEL/FRAME:040797/0001
Effective date: 20161201