|Publication number||US7221717 B2|
|Application number||US 11/411,469|
|Publication date||May 22, 2007|
|Filing date||Apr 25, 2006|
|Priority date||Oct 22, 2001|
|Also published as||US7035350, US7526016, US20030076901, US20060262836, US20070216551|
|Publication number||11411469, 411469, US 7221717 B2, US 7221717B2, US-B2-7221717, US7221717 B2, US7221717B2|
|Inventors||Rebecca W. Yuan, Jyothis Indirabhai, Kevin Yen|
|Original Assignee||Broadcom Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (7), Non-Patent Citations (1), Referenced by (4), Classifications (15), Legal Events (7)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This patent application is a continuation of U.S. patent application Ser. No. 10/027,558, filed on Oct. 22, 2001 now U.S. Pat. No. 7,035,350. The above-identified application is hereby incorporated by reference in its entirety.
The present application is related to commonly owned and assigned, patent application Ser. No. 10/035,567, entitled System and Method for DC Offset Compensation and Bit Synchronization, which is filed on even date herewith and is incorporated herein by reference in its entirety. In this patent application, we describe a method that can be used to provide an accurate initial DC offset for the automatic DC tracker, thus improving the DC tracker's initial converge time and estimate stability. In the mean time, since the initial DC estimation is based on some known frame synchronization (sync) pattern, the method also performs and achieves frame detection. This patent application can therefore be applied to all wireless communication systems that use packet data with sync pattern in front.
The present invention relates to wireless communication devices and protocols. In particular, but not by way of limitation, the present invention relates to systems and methods for improving the quality and commercial appeal of wireless communications.
Wireless communications and wireless communication devices are at the center of many important technological advancements. As the proliferation of these wireless devices increases, the efficiency and accuracy of the communications therebetween becomes vital to the commercial success of particular devices and particular communications protocols. One protocol that is showing great promise is Bluetooth (described in, for example, The Specification of the Bluetooth System, v1.0 B, Dec. 1, 1999), which is a wireless protocol that describes how mobile phones, computers, PDAs, peripherals and other devices can interconnect using a short-range wireless connection. The Specification of the Bluetooth System, v1.0 B, Dec. 1, 1999, which is publicly available, is incorporated herein by reference.
To implement Bluetooth and other such wireless protocols, a device receiving a transmitted signal is required to recover transmitted bit patterns. The basic recovering process involves waveform demodulation, DC compensation, bit synchronization and bit detection. Waveform demodulation usually is implemented in a radio module and is wireless protocol dependent. DC compensation can be implemented either in the radio module or in the baseband. It is a critical process, however, for achieving correct bit synchronization and detection. Bit synchronization and detection are usually implemented in the baseband and are common to many different wireless receivers. An automatic DC tracker and a bit synchronizer have been described in commonly owned and assigned patent application Ser. No. 10/035,567, filed Oct. 22, 2001.
DC offset is a variation in the intended DC voltage of the baseline signal caused, for example, by frequency drift in received Bluetooth GFSK signals. Present devices compensate for these imperfections in incoming signals using a variety of means—none of which are completely satisfactory. For example, certain electronic devices use analog components to calculate the DC offset, while other devices use digital components. The analog DC trackers usually are implemented as lowpass RC filters, while conventional digital approaches require a select number of bits to be buffered before any DC offset can be calculated.
The DC tracking accuracy of both conventional analog and digital circuits is affected by the incoming bit patterns. For instance, when a string of high values, e.g., “1s,” is received the computed DC offset will be adjusted to a higher value even though the actual DC offset has not changed. This adjustment occurs because most automatic DC trackers assume an even distribution of high and low values in the received signal. In addition, the DC tracking accuracy and associated estimate variance are sensitive to selected time constant in analog filters. For conventional digital DC tracker, they are functions of the selected buffer size.
Although present analog and digital approaches to computing DC offsets for wireless communications are functional, they are not sufficiently accurate or otherwise satisfactory. Accordingly, a system and method are needed to address the shortfalls of present technology and to provide other new and innovative features.
Exemplary embodiments of the present invention that are shown in the drawings are summarized below. These and other embodiments are more fully described in the Detailed Description section. It is to be understood, however, that there is no intention to limit the invention to the forms described in this Summary of the Invention or in the Detailed Description. One skilled in the art can recognize that there are numerous modifications, equivalents and alternative constructions that fall within the spirit and scope of the invention as expressed in the claims.
The present invention can provide a system and method for calculating DC offset. In one embodiment, the present invention includes an electronic device with an integrated receiver module. The receiver module can take advantage of a known frame sync pattern, such as the Bluetooth access code, to approximate an initial DC offset. Although this receiver module can be implemented in a variety of ways, one implementation includes a radio module, an analog-to-digital (A/D) converter, an initial DC estimator, a DC tracker, and a bit synchronizer. Other implementations may remove the initial DC estimator and use the DC tracker only, or remove the DC tracker and freeze the initial DC estimator output for the entire data frame. In either case, less hardware is required.
In an exemplary mode of operation, an electronic device, such as a cellular phone, initially receives an RF signal that can be demodulated and down-converted a baseband signal in the radio module. The A/D converter is then used to sample and convert the baseband signal from analog to digital form. As mentioned previously, the first portion of the received usually includes a sync pattern. Samples corresponding to the sync pattern or a part of the sync pattern are used to calculate a DC summation (DCsum). Using only a part of the sync pattern to perform this calculation can reduce the amount of hardware and processing time required.
The DCsum can be divided by the number of samples actually used in the summation to determine an average (DCavg) value. Because the number of high bits and low bits may not be equal in the part of the sync pattern used for the calculation, a straight average does not necessarily provide an accurate estimation of the DC offset. To calculate a more accurate estimate, the DCavg can be adjusted by a compensation factor (comp_fac) generated from the chosen portion of the known sync pattern.
Using the calculated compensation factor, the compensated DC average (DCavg
where k is the current sample time index.
Moreover, using the DCavg
To confirm the potential frame detection, the DCavg
As previously stated, the above-described embodiments and implementations are for illustration purposes only. Numerous other embodiments, implementations, and details of the invention are easily recognized by those of skill in the art from the following descriptions and claims.
Various objects and advantages and a more complete understanding of the present invention are apparent and more readily appreciated by reference to the following Detailed Description and to the appended claims when taken in conjunction with the accompanying Drawings wherein:
Referring now to the drawings, where like or similar elements are designated with identical reference numerals throughout the several views, and referring in particular to FIG. 1, it illustrates examples of electronic devices with integrated receiver modules 105 constructed in accordance with the principles of the present invention. Although only a computer 110, a PDA (personal digital assistant) 115, cell phone 120 and peripheral device 125 are illustrated, the present invention can include any type of wireless-enabled device and should not be limited to those devices shown. The receiver modules 105 in these various devices can include, for example, ASICs (application specific integrated circuits), software instructions, general purpose processors, or any combination thereof.
Referring now to
The frame detector module 155 is configured to confirm a potential frame detection by the DC offset module 150. In the preferred embodiment, the frame detector module 155 confirms the frame detection based upon the last 30 bits of the Bluetooth synchronization word.
where k is the current sample time index, y(i) is the output of the A/D converter 135, and DCavg
where k is the current sample time index and y(i) is the output from the A/D converter 135. If N=4, then
Because the bits of the received synchronization word may have a non-ideal bit pattern that introduces DC bias, the DCavg should be corrected by a compensation factor (comp_fac.) This compensation factor can be calculated using the corresponding 32 bits of the synchronization word as
comp_fac=A peak(number of 1's−number of 0's) /32.
where Apeak is the sample peak amplitude of the output from the A/D converter 135. Assuming bit inversion, the compensated DC average becomes
Still referring to
After a potential frame has been detected, the value for the DCavg
The output from each latch is passed to the corresponding comparator 175 and compared against DCavg
At each of the four correlation modules, the DC corrected samples are compared against the known synchronization word. When a threshold number of bits are matched, the appropriate line is signaled, the DCavg
Referring now to
where n′ is the current symbol peak location and n is the sample time at which the DC offset module 150 declared the first 34 bit correlation match.
The output from the individual comparators is then passed to the correlation module 185 where each comparator's output can be compared against the corresponding bit of the last 30 bits of the known synchronization word. If the number of matched bits between the output from the comparators and the last 30 bits of the known synchronization word are greater than or equal to a threshold value, a frame detection is declared and DCavg
Initially, an electronic device computes a compensation factor using the first 32 bits of known synchronization word (step 190). This compensation factor can be expressed as
comp_fac=A peak(number of 1's−number of 0's)/32.
At some point, that electronic device receives an RF signal including the synchronization word (step 195). This RF signal is then demodulated and downconverted to a baseband signal which is in turn converted from analog to digital form (steps 200 and 205). Samples of the first 34 bits of the synchronization word are then taken and stored (step 190).
Next, the DCsum is calculated using 32×N samples. Although the first 34×N (N being the number of oversampling as compared to the nominal symbol rate) running samples from the A/D converter can be stored, hardware complexity can be reduced by using only 32×N samples in the calculations. The DCsum can be estimated by
where k is the sample time index and y(i) is the output from the A/D converter 135. Using this DCsum, a DCavg can be estimated (step 215). DCavg can be represented as
DC avg(k)=DC sum(k)/(N×32).
Finally, the compensated DC average can be calculated (step 220) by
Next, the received data, as DC adjusted and bit sliced, can be compared against the known synchronization word to determine if there is a correlation (step 225). When the number of matched bits between the bit sliced data and the known synchronization word is greater than or equal to a threshold (step 230), a potential frame detection can be declared and branch 235 is followed. Otherwise, branch 240 is followed and the DCsum(k) is recomputed for the next sample time.
Assuming that the threshold value has been crossed and branch 235 followed, the DCavg
Next, the potential frame detection is verified by storing samples of the last 30 bits of the 64 bit synchronization word (step 255). These 30 bits are then correlated with the remaining 30 bits of the known synchronization word (step 260 and 265). If the number of matched bits is greater than or equal to a threshold value, a frame detection is declared (step 280) and a DCavg
In conclusion, the present invention provides, among other things, a system and method for optimizing wireless communication systems and devices. Although the present system is described primarily with relation to Bluetooth, the present invention can be adapted to work with virtually any type of wireless protocol. Those skilled in the art can readily recognize that numerous variations and substitutions may be made in the invention, its use and its configuration to achieve substantially the same results as achieved by the embodiments described herein. Accordingly, there is no intention to limit the invention to the disclosed exemplary forms. Many variations, modifications and alternative constructions fall within the scope and spirit of the disclosed invention as expressed in the claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5629960||May 22, 1995||May 13, 1997||Sierra Wireless, Inc.||Method for reducing distortion effects on DC off-set voltage and symbol clock tracking in a demodulator|
|US6643336||Apr 18, 2000||Nov 4, 2003||Widcomm, Inc.||DC offset and bit timing system and method for use with a wireless transceiver|
|US6654593||Oct 30, 2000||Nov 25, 2003||Research In Motion Limited||Combined discrete automatic gain control (AGC) and DC estimation|
|US6697098||Aug 26, 1998||Feb 24, 2004||Thomson Licensing S.A.||Co-channel interference detection network for an HDTV receiver|
|US6714774||Aug 8, 2000||Mar 30, 2004||Texas Instruments Incorporated||Antenna reception diversity in wireless communications|
|US6760705||May 31, 2001||Jul 6, 2004||Motorola, Inc.||Virtual speech interface system and method of using same|
|US20030076905||Oct 19, 2001||Apr 24, 2003||Markus Schetelig||Method and a device for controlling data extraction from a data stream containing at lease one data packet|
|1||Specification of the Bluetooth System, Wireless Connections Made Easy v. 1.0B Dec. 1, 1999, pp. 1-1080 Specification vol. 1.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7978788 *||Jul 1, 2005||Jul 12, 2011||Telefonaktiebolaget Lm Ericsson (Publ)||Method and arrangement for estimating DC offset|
|US8670573||Jul 7, 2008||Mar 11, 2014||Robert Bosch Gmbh||Low latency ultra wideband communications headset and operating method therefor|
|US20100002893 *||Jul 7, 2008||Jan 7, 2010||Telex Communications, Inc.||Low latency ultra wideband communications headset and operating method therefor|
|US20100040174 *||Jul 1, 2005||Feb 18, 2010||Dennis Hui||Method and arrangement for estimating dc offset|
|U.S. Classification||375/319, 327/307, 455/41.2, 375/345|
|International Classification||H04L7/04, H04B7/00, H04L25/06|
|Cooperative Classification||H04L7/042, H04L25/062, H04L25/061, H04J3/0608|
|European Classification||H04L25/06A, H04J3/06A1A, H04L25/06A1, H04L7/04B1|
|Sep 28, 2010||FPAY||Fee payment|
Year of fee payment: 4
|Jan 2, 2015||REMI||Maintenance fee reminder mailed|
|Apr 7, 2015||FPAY||Fee payment|
Year of fee payment: 8
|Apr 7, 2015||SULP||Surcharge for late payment|
Year of fee payment: 7
|Feb 11, 2016||AS||Assignment|
Owner name: BANK OF AMERICA, N.A., AS COLLATERAL AGENT, NORTH
Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:037806/0001
Effective date: 20160201
|Feb 1, 2017||AS||Assignment|
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:BROADCOM CORPORATION;REEL/FRAME:041706/0001
Effective date: 20170120
|Feb 3, 2017||AS||Assignment|
Owner name: BROADCOM CORPORATION, CALIFORNIA
Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENTS;ASSIGNOR:BANK OF AMERICA, N.A., AS COLLATERAL AGENT;REEL/FRAME:041712/0001
Effective date: 20170119