|Publication number||US7264976 B2|
|Application number||US 11/064,452|
|Publication date||Sep 4, 2007|
|Filing date||Feb 23, 2005|
|Priority date||Feb 23, 2005|
|Also published as||US20060189062|
|Publication number||064452, 11064452, US 7264976 B2, US 7264976B2, US-B2-7264976, US7264976 B2, US7264976B2|
|Inventors||Jack Deng, Chin Chen Kuo, Fu-Tien Weng, Chih-Kung Chang, Bii-Junq Chang|
|Original Assignee||Taiwan Semiconductor Manufacturing Company, Ltd.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (9), Non-Patent Citations (1), Referenced by (10), Classifications (16), Legal Events (3)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is related to U.S. patent application Ser. No. 10/821,141, filed on Apr. 8, 2004 and U.S. patent application Ser. No. 10/939,894, filed on Sep. 13, 2004.
The present disclosure relates generally to microdevices and, more specifically, to microlenses.
Microlens arrays are widely employed in image sensor technology, such as charged coupling device (CCD) image sensors and complimentary metal-oxide-semiconductor (CMOS) image sensors. In general, CCD, CMOS, and other types of microlens arrays transform a light pattern (e.g., a pixel image) into an electric charge pattern.
Microlens arrays generally include polymer or dielectric microlenses. Polymer microlenses can be formed by patterning a polymer layer and subsequently thermal reflowing the patterned polymer layer to create the required shape of each microlens.
However, when pixel size is decreased and/or microlens packing density is increased, the processing window for creating and using the microlens arrays is narrowed down accordingly. As a result, process operations can become more difficult. For example, a thermal reflow process can become problematic due to the potential merging of neighboring microlenses.
Aspects of the present disclosure are best understood from the following detailed description when read with the accompanying figures. It is emphasized that, in accordance with the standard practice in the industry, various features are not drawn to scale. In fact, the dimensions of the various features may be arbitrarily increased or reduced for clarity of discussion.
It is to be understood that the following disclosure provides many different embodiments, or examples, for implementing different features of various embodiments. Specific examples of components and arrangements are described below to simplify the present disclosure. These are, of course, merely examples and are not intended to be limiting. In addition, the present disclosure may repeat reference numerals and/or letters in the various examples. This repetition is for the purpose of simplicity and clarity and does not in itself dictate a relationship between the various embodiments and/or configurations discussed. Moreover, the formation of a first feature over or on a second feature in the description that follows may include embodiments in which the first and second features are formed in direct contact, and may also include embodiments in which additional features may be formed interposing the first and second features, such that the first and second features may not be in direct contact.
The substrate 110 may comprise an elementary semiconductor such as silicon, germanium, and diamond. The substrate 110 may also comprise a compound semiconductor such as silicon carbide, gallium arsenic, indium arsenide, and indium phosphide. The substrate 110 may comprise an alloy semiconductor such as silicon germanium, silicon germanium carbide, gallium arsenic phosphide, and gallium indium phosphide. The substrate 110 may include an epitaxial layer. For example, the substrate may have an epitaxial layer overlying a bulk semiconductor. Further, the substrate 110 may be strained for performance enhancement. For example, the epitaxial layer may comprise semiconductor materials different from those of the bulk semiconductor such as a layer of silicon germanium overlying a bulk silicon, or a layer of silicon overlying a bulk silicon germanium formed by a process such as selective epitaxial growth (SEG). Furthermore, the substrate 110 may comprise a semiconductor-on-insulator (SOI) structure. For examples, the substrate may include a buried oxide (BOX) layer formed by a process such as separation by implanted oxygen (SIMOX). The substrate 110 may comprise a p-type doped region and/or an n-type doped region. All doping may be implemented by a process such as ion implantation. The substrate 110 may comprise lateral isolation features to separate different devices formed on the substrate. In one embodiment, the substrate 110 may also include a doped epitaxial layer, a multiple silicon structure, or a multilayer, compound semiconductor structure.
The photo sensors 120 may be photodiodes and/or other sensors diffused or otherwise formed in the substrate 110. Aspects of the present disclosure are applicable and/or readily adaptable to microlens arrays employing charged coupling device (CCD) and complimentary metal-oxide-semiconductor (CMOS) image sensor applications (e.g., active-pixel sensors), as well an non-active sensors. As such, the photo sensors 120 may comprise conventional and/or future-developed image sensing devices. Moreover, the photo sensors 120 may comprise color image sensors and/or monochromatic image sensors.
The semiconductor device 100 may include a passivation layer 130. The passivation layer 130 may comprise silicon nitride (e.g., Si3N4), silicon oxynitride (e.g., SixNyOz), silicon oxide, silicon dioxide, and/or other proper materials. The passivation layer 130 may be substantially transparent (for a desired wavelength), and may be formed by chemical vapor deposition (CVD), physical vapor deposition (PVD), atomic layer deposition (ALD), spin-on coating, and/or other suitable processes. In one embodiment, the passivation layer 130 has a thickness ranging between about 1 μm and about 50 μm. The passivation layer 130 may further comprise a multilayer interconnect structure formed therein. The multilayer interconnect may include metal lines for lateral connections and via/comtact features for vertical connections. The metal lines and via/contact features may be configured such that the photo sensors 120 may not be blocked thereby from incident light. The passivation layer 130 may have a multilayer structure such as a layer having the multilayer interconnects embedded therein and a layer to protect the underlying interconnects and the substrate.
The semiconductor device 100 may include a dielectric layer 140. The dielectric layer 140 may comprise silicon nitride, silicon oxynitride, silicon oxide, resin, polymer, combinations thereof, and/or other suitable materials. The dielectric layer 140 may also comprise a low-k dielectric layer having a dielectric constant less than or equal to about 3.9. The dielectric layer 140 may be formed by CVD, PVD, ALD, spin-on coating, and/or other proper methods. The dielectric layer 140 may have a multilayer structure including a planarization layer, color filter layer, and/or a spacer layer in one example. The dielectric layer 140 may be formed by a method described above and may be substantially planar, possibly the result of chemical-mechanical-polishing (CMP). The color filters may be positioned such that the incident light is directed thereon and therethrough. In one embodiment, such color-transparent layers may comprise a polymeric material (e.g., negative photoresist based on an acrylic polymer) or resin. The color filter layer may comprise negative photoresist based on an acrylic polymer including color pigments. The spacer layer is formed to adjust the distance between the overlying microlens array and the underlying photo sensors 120. In one embodiment, the dielectric layer 140 has a thickness ranging between about 0.2 μm and 50 μm.
The grid 145 having raised ridges defines a plurality of openings on the substrate 110, where each opening comprises an exposed area of the dielectric layer 140 defined by the raised ridges. The shape of each opening may include, but not limited to, square, rectangular, oval, or round. The raised ridges may have enough height such that a later-formed microlens can be isolated form each other without merging. The actual height and width of the raised ridges may depend on manufacturing technology and design specification. The raised ridges may have different shapes depending on design requirements and manufacturing technologies. For example, the raised ridges may have vertical or sloped sidewalls which are tunable by the etching process used to partially remove the dielectric layer 140.
The semiconductor device 100 may further comprise antireflective coating layers formed underlying and/or overlying the plurality of microlenses 165 for optimized imaging effect.
Thus, the present disclosure provides a method of making a plurality of microlenses on a substrate. In one embodiment, the method comprises forming a grid having raised ridges defining a plurality of openings on the substrate and forming a plurality of patterned photoresist features disposed within the plurality of openings. The patterned photoresist can then be reflowed with improved results.
In some embodiments, the formation of the grid having raised ridges comprises forming a photoresist layer on the substrate, exposing the photoresist layer using a predefined pattern, and partially etching the substrate to form a grid having raised ridges defining a plurality of openings on the substrate. The photoresist layer can be removed after partially etching the substrate.
In some embodiments, the formation of the grid having raised ridges may comprise forming raised ridges having a width and/or a height, respectively, of about 0.05 to 1 micrometer, or preferably of about 0.1 to 0.15 micrometer.
In some embodiments, the method may further comprise pre-baking the photoresist layer before exposing the photoresist layer, post-baking the photoresist layer after exposing the photoresist layer, developing the photoresist layer after post-baking the photoresist layer, and hard-baking the photoresist layer after developing the photoresist layer. In some embodiments, the photoresist layer used to define the raised ridges of the grid may comprise a positive photoresist material.
In some embodiments, a plurality of patterned photoresist features may be formed by a second photoresist layer on the substrate. The second photoresist layer is exposed and developed to form a plurality of patterned photoresist features. Baking may also be used.
In some embodiments, the reflow process may be a thermal reflow process. This can be used to form a plurality of patterned photoresist features each having a curved surface.
The present disclosure also provides a method of manufacturing a plurality of microlenses on a substrate having a plurality of photo sensors disposed therein. In one embodiment, the method comprises forming a first photoresist layer having a predefined pattern on the substrate and partially etching the substrate to form a grid having raised ridges defining a plurality of openings on the substrate. The first photoresist layer can be removed after partially etching the substrate and a plurality of patterned photoresist features can be formed within the plurality of openings. The photoresist features can be modified, such as using thermal reflow, to form a desired lens shape.
The present disclosure also provides a method of manufacturing a plurality of microlenses on a substrate having a plurality of photo sensors disposed therein. In one embodiment, the method comprises forming a dielectric layer over a layer of color filter disposed in the substrate, forming a photoresist layer having a predefined pattern on the dielectric layer, and partially etching the dielectric layer to form a grid having raised ridges defining a plurality of openings on the substrate. The photoresist layer can be removed after partially etching the substrate. A plurality of patterned photoresist features can be formed within the plurality of openings. The photoresist features can be modified, such as using thermal reflow, to form a desired lens shape.
The present disclosure also provides a microlens device disposed on a substrate having a photo sensor located therein. In one embodiment, the microlens device comprises a grid having raised ridges defining an opening on the substrate, and a patterned photoresist feature having a curved surface and being disposed within the opening. The grid having raised ridges may comprise a material selected from the group consisting of silicon oxide, silicon nitride, and silicon oxynitride. The grid having raised ridges may comprise a polymer material and/or a resin material. The raised ridges have a width of about 0.5 to 1 micrometer, or preferably, about 0.1 to 0.15 micrometer. The substrate may comprise a passivation layer having a multilayer interconnect structure; a layer of color filter disposed over the passivation layer; and a dielectric layer disposed over the layer of color filter.
The foregoing has outlined features of several embodiments so that those skilled in the art may better understand the detailed description that follows. Those skilled in the art should appreciate that they may readily use the present disclosure as a basis for designing or modifying other processes and structures for carrying out the same purposes and/or achieving the same advantages of the embodiments introduced herein. Those skilled in the art should also realize that such equivalent constructions do not depart from the spirit and scope of the present disclosure, and that they may make various changes, substitutions and alterations herein without departing from the spirit and scope of the present disclosure.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5593913||May 24, 1995||Jan 14, 1997||Sharp Kabushiki Kaisha||Method of manufacturing solid state imaging device having high sensitivity and exhibiting high degree of light utilization|
|US5900655 *||Apr 28, 1997||May 4, 1999||Lg Semicon Co, Ltd.||Charge coupled device with stripe layers corresponding to CCD regions|
|US6043481 *||Apr 30, 1997||Mar 28, 2000||Hewlett-Packard Company||Optoelectronic array device having a light transmissive spacer layer with a ridged pattern and method of making same|
|US6221687||Dec 23, 1999||Apr 24, 2001||Tower Semiconductor Ltd.||Color image sensor with embedded microlens array|
|US6803250||Apr 24, 2003||Oct 12, 2004||Taiwan Semiconductor Manufacturing Co., Ltd||Image sensor with complementary concave and convex lens layers and method for fabrication thereof|
|US7052921 *||Sep 3, 2004||May 30, 2006||Advanced Micro Devices, Inc.||System and method using in situ scatterometry to detect photoresist pattern integrity during the photolithography process|
|US20040263665 *||Jun 24, 2003||Dec 30, 2004||Katsumi Yamamoto||Image sensor having micro-lens array separated with ridge structures and method of making|
|US20050200960 *||Mar 9, 2004||Sep 15, 2005||Tang Yin S||Lens array and method of making same|
|US20050287479 *||Jan 26, 2005||Dec 29, 2005||Samsung Electronics Co., Ltd.||Image sensor and method for manufacturing the same|
|1||*||Ghandhi, VLSI Fabrication Principles, 1983, John Wiley & Sons, pp. 542-546.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7413923 *||Jun 27, 2006||Aug 19, 2008||Dongbu Electronics Co., Ltd.||Method of manufacturing CMOS image sensor|
|US7750360 *||Jul 6, 2010||Panasonic Corporation||Solid-state image pickup device|
|US8084290 *||Dec 27, 2011||Dongbu Hitek Co., Ltd.||Method for fabricating CMOS image sensor|
|US8284293 *||Oct 9, 2012||Aptina Imaging Corporation||Image sensors with graded refractive index microlenses|
|US20060292731 *||Jun 26, 2006||Dec 28, 2006||Dongbu Electronics Co., Ltd.||CMOS image sensor and manufacturing method thereof|
|US20060292733 *||Jun 27, 2006||Dec 28, 2006||Han Yun J||Method of manufacturing CMOS image sensor|
|US20090039454 *||Aug 5, 2008||Feb 12, 2009||Tomoki Masuda||Solid-state image pickup device and fabrication method thereof|
|US20090140360 *||Oct 17, 2008||Jun 4, 2009||Young-Je Yun||Image sensor and fabricating method thereof|
|US20100164043 *||Dec 11, 2009||Jul 1, 2010||Chung-Kyung Jung||Method for fabricating cmos image sensor|
|US20150171125 *||Dec 17, 2013||Jun 18, 2015||Taiwan Semiconductor Manufacturing Co., Ltd.||Image sensor device and fabricating method thereof|
|U.S. Classification||438/7, 257/E33.068, 438/48, 438/24, 438/70, 438/698, 438/73|
|Cooperative Classification||G02B3/0018, B29D11/00278, H01L27/14685, H01L27/14627|
|European Classification||H01L27/146A10M, H01L27/146V2, G02B3/00A1F, B29D11/00C6|
|Feb 23, 2005||AS||Assignment|
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.,
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DENG, JACK;KUO, CHIN CHEN;WENG, FU-TIEN;AND OTHERS;REEL/FRAME:016321/0370
Effective date: 20050204
|Feb 10, 2011||FPAY||Fee payment|
Year of fee payment: 4
|Feb 18, 2015||FPAY||Fee payment|
Year of fee payment: 8