|Publication number||US7268617 B2|
|Application number||US 11/298,525|
|Publication date||Sep 11, 2007|
|Filing date||Dec 12, 2005|
|Priority date||Dec 13, 2004|
|Also published as||CN1855698A, CN100477497C, DE102005058464A1, DE102005058464B4, US20060152279|
|Publication number||11298525, 298525, US 7268617 B2, US 7268617B2, US-B2-7268617, US7268617 B2, US7268617B2|
|Original Assignee||Kabushiki Kaisha Toshiba|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (11), Non-Patent Citations (4), Referenced by (14), Classifications (7), Legal Events (6)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is based upon and claims the benefit of priority from prior Japanese Patent Application No. 2004-359705, filed Dec. 13, 2004, the entire contents of which are incorporated herein by reference.
1. Field of the Invention
The present invention relates to a Doherty microwave amplifier (hereinafter, referred to as Doherty amplifier) and a signal processing method thereof.
2. Description of the Related Art
A Doherty amplifier is well known as an amplifier with high efficiency. The Doherty amplifier equipped with a main amplifier to perform linear amplification and a peaking amplifier to compensate deterioration in linearity of the main amplifier in a higher output area. Since the Doherty amplifier can obtain a large output by low power, it has been used even in a high-frequency area such as a microwave (refer to, for example, R. J. McMorrow, D. M. Voton, and P. R. Malonney “The Doherty microwave amplifier”, 1994, IEEE MTTS Digest, TH3-E, 1994).
The bias controller 500 checks an input signal level of the Doherty amplifier to output a bias control voltage to the peaking amplifier 200 when the input signal level exceeds the input level at the S point. The peaking amplifier 200 compensates the deterioration in output from the main amplifier 100 to output an amplified signal to the output load 300. As a result, as shown with a dot line part in
However, in a configuration in
The existing Doherty amplifier monitors an input signal level thereof and regulates a voltage of a bias signal to control an output from a peaking amplifier. Therefore, influence of a change in temperature or individual difference in Doherty amplifiers causes the problem that accurate linearity can not be obtained.
According to an aspect of the present invention, there is provided a Doherty microwave amplifier having a main amplifier and a peaking amplifier, distributing and inputting an input signal to the main amplifier and the peaking amplifier to obtain an output signal by combining an output from the main amplifier and an output from the peaking amplifier, comprising: a first coupler which branches and outputs a part of the input signal; a second coupler which branches and outputs a part of the output signal; and a bias control unit which feedback-controls a bias signal to the peaking amplifier, based on a difference between a level of a signal branched and output from the first coupler and a level of a signal branched and output from the second coupler.
Additional advantages of the invention will be set forth in the description which follows, and in part will be obvious from the description, or may be learned by practice of the invention. The advantages of the invention may be realized and obtained by means of the instrumentalities and combinations particularly pointed out hereinafter.
The accompanying drawings, which are incorporated in and constitute a part of the specification, illustrate embodiments of the invention, and together with the general description given above and the detailed description of the embodiments given below, serve to explain the principles of the invention.
Hereinafter, embodiments of the present invention will be described with reference to the drawings.
In the Doherty amplifier regarding the first embodiment, the level comparator 8 checks the gain of the Doherty amplifier by comparing the signal levels at the input and the output. The amplitude limiter 9 then outputs a bias signal Vgg, constantly retaining the gain, namely, constantly retaining linearity, to the peaking amplifier 2. Hereinafter, operations of each part of the configuration of the Doherty amplifier will be described.
The main amplifier 1 is a high-output amplifier such as an AB-class amplifier with excellent linearity. The peaking amplifier 2 is a high-output amplifier such as a C-class amplifier and has an input terminal of the bias signal Vgg which is supplied to a signal input terminal so as to control an operation point.
A signal which is input to the Doherty amplifier is input to the distributor 3 through the temperature compensation attenuator 11 to compensate temperature changes of gains of the main amplifier 1 and the peaking amplifier 2. The input signal is branched into two branches by the distributor 3 and one is input to the main amplifier 1 and the other is input to the peaking amplifier 2. An output terminal of the main amplifier 1 is connected to an output terminal of the peaking amplifier 2 through the ¼ wave length impedance converter 4 a. Furthermore, another ¼ wave length impedance converter 4 b is connected to the output terminal of the peaking amplifier 2 and signals amplified respectively by the main amplifier 1 and the peaking amplifier 2 are combined to be output from the Doherty amplifier.
The coupler 21 branches a part of the input signal and extracts and outputs it to the detector 6 of the bias control unit 5 through the delay unit 10. The detector 6 detects the input signal to generate, for example, an input level signal Vi converted into a DC current. The input level signal Vi is output to one input terminal of the level comparator 8. The combined output signal is branched by the coupler 22 on the output side, converted into an output level signal Vo by the detector 7 of the bias control unit 5 and input to the other terminal of the level comparator 8.
If the input signal level is low, the main amplifier 1 operated linearly, so that the peaking amplifier 2 is brought into a cutoff state. For example, if the peaking amplifier 2 is configured by an FET, the bias signal Vgg is supplied to a gate of the FET of the peaking amplifier 2 from the bias control unit 5 so that a drain current of the FET becomes zero. When the input signal level becomes high then the output from the main amplifier 1 begins to saturate, the peaking amplifier 2 begins to operate. In such a state, the bias control unit 5 controls the bias signal Vgg so that the Doherty amplifier outputs an output linearly and obtains a gain constantly.
The level comparator 8 measures the output level signal Vo and the input level signal Vi in order to check the linearity. And if the prescribed gain is deteriorated (corresponding to the S point at which the output in
When the main amplifier 1 is saturated, the output level signal Vo becomes a value lower than that of the input level signal Vi. The level comparator 8 detects the difference to output the bias signal Vgg through the amplitude limiter 9 to the peaking amplifier 2 so that the output level signal Vo and the input level signal Vi are equal with each other.
In the peaking amplifier 2, the bias signal Vgg is supplied to a gate thereof, a drain current which has been in a cutoff state is fed so as to compensate an output from the saturated main amplifier 1 then an output is started. The output from the peaking amplifier 2 is combined with the output from the main amplifier 1. Then, the linearity of the Doherty amplifier is secured by outputting a voltage of the bias signal Vgg so as to constantly retain the gain of the level comparator 8.
Having described the gain becomes constant by controlling the bias signal by means of the level comparator 8 so that the output level signal Vo and the input level signal Vi becomes same in level. However, the level comparator 8 may perform numeric conversions for the output level signal Vo and the input level signal Vi to obtain the gain of the Doherty amplifier by using the numeric ratio between the level signals Vo and Vi and may control the bias voltage in order to make the gain constant.
The conventional Doherty amplifier measures only the input signal level and outputs the prescribed bias signal to the peaking amplifier 2 when the input signal level achieves one at which the saturation is assumed to be started. That is, the conventional Doherty amplifier control the gain by conduction open loop control, so that the Doherty amplifier cannot secure accurate linearity if the operations of the main amplifier 1 and the peaking amplifier 2 are different from the conditions which have set already.
On the other hand, the first embodiment of the present invention monitors the voltage of the bias signal Vgg by the operation of the amplitude limiter 9, and limits a maximum value of the bias signal Vgg so that the peaking amplifier 2 does not output with out of rating when an over input is supplied. The peaking amplifier 2 thereby can be protected and also its operation range is accurately set. And the linearity of the Doherty amplifier is effectively and accurately retained in the operation range. In the first embodiment, if the maximum output power of the main amplifier 1 and of the peaking amplifier 2 is set to M watts and P watts, respectively, (M+P) watts becomes the maximum output power of the Doherty amplifier.
The temperature compensation attenuator 11 is disposed on the input side of the distributor 3 so as to compensate operation variations due to a change in temperature of a gain or the like of the main amplifier 1 and the peaking amplifier 2. As a result, since the burden on the peaking amplifier 2 can be reduced because the amount of the change in gain and temperature variations of the point at which the output begins to saturate are suppressed, the stability of the Doherty amplifier is improved by preventing useless power consumption therein.
The ¼ wavelength impedance converter 4 c connected to the output from the peaking amplifier 2 b is further added to the output of the ¼ wavelength impedance converter 4 b of the peaking amplifier 2 a. Therefore, the output form the Doherty amplifier becomes the combined output of the main amplifier 1 and two peaking amplifiers 2 a and 2 b.
In the second embodiment, the combined output is input to the level comparator 8 b through the detector 7. The level comparator 8 b outputs a gate voltage Vggb to the peaking amplifier 2 b and one input terminal of the level comparator 8 a through the amplitude limiter 9 b when the main amplifier 1 is brought into a saturation state.
The amplitude limiter 9 b outputs the bias signal Vggb so as to compensate the output deterioration of the main amplifier 1 until the input voltage reaches an A point in
Then, like the first embodiment, the amplitude limiter 9 b outputs a constant voltage so that the bias signal Vggb of the peaking amplifier 2 b does not exceed an allowance voltage (for example, X volt). Thereby, the output of the peaking amplifier 2 b is also retained at P watts.
Further, the second embodiment has a peaking amplifier 2 a for parallel output so as to further increase the output even when the input voltage exceeds the A point in preparation for the case of necessity of more output power. That is, an output from the level comparator 8 b (for example, Y volt) is input to one input terminal of the level comparator 8 a and a bias signal Vggb (X volt at a maximum) is input as a comparison value from the amplitude limiter 9 b.
In a state in which the peaking amplifier 2 b operates within the rated range, voltages of each level signal which is respectively input to two terminals of the level comparator 8 b are equal as X=Y. The output from the Doherty amplifier becomes large from this operation state and when the output of Y volt from the level comparator 8 b exceeds X volt, differences among each level signal are generated. Accordingly, the level comparator 8 a outputs the bias signal. Vgga to the peaking amplifier 2 a through the amplitude limiter 9 a so as to make input two voltages equal to each other.
If the peaking amplifiers 2 a and 2 b are same in specification, the maximum voltages of the bias signals Vgga and Vggb are the same X volt and the maximum voltage of the amplitude limiter 9 a is also X volt. Like the peaking amplifier 2 b, the peaking amplifier 2 a outputs P watts as a maximum. Then, the total output of the main amplifier 1 and the peaking amplifiers 2 a and 2 b reaches (M+2P) watts.
In general, a semiconductor device with higher output has a fault to become slower in response time contrary to its allowance power. In the second embodiment, the Doherty amplifier can effectively increase maximum power without decreasing the response time, by using the lower-output peaking amplifiers 2 having the same specification with each other, by using them in parallel with each other.
Having described the case of parallel connection of two peaking amplifiers 2 herein, in addition to this case, even when a plurality of peaking amplifiers 2 are further connected in parallel with one another, it may be sufficient to increase the number of the peaking amplifiers 2, level comparators 8 and the amplitude limiters 9 as like the case of the second embodiment. The configuration and operations can be easily imagined, so that the description about them will be omitted.
The first embodiment of the present invention can realize a high-efficiency amplifier superior to amplitude linearity. The second embodiment of the present invention can realize a Doherty type high-efficiency amplifier capable of retain a response time in high by a parallel use of low-output peaking amplifiers 2.
In the meantime, it is important for a high-frequency such as a microwave to retain constant in not only a response time but also a phase characteristic in accordance with an output. Therefore, in the third embodiment of the present invention, a configuration capable of obtaining an output with a constant phase characteristic even if not only an amplitude characteristic but also an output amplitude have changed (in other word, change in input amplitude) will be described.
On the other hand, an input signal is input to a signal input terminal of the phase regulator 123. A phase bias signal (input level signal) from the detector 23 is input to one input terminal of the differential amplifier 121. Then, a reference voltage set by the reference voltage unit 122 and needed to give a prescribed phase difference to the phase regulator 123 is input. This set phase is matched to, for example, the phase characteristic of the Doherty amplifier at a maximum input signal level.
The differential amplifier 121 outputs the bias regulation signal to the phase regulator 123 so as to bring the difference between the reference voltage and the phase bias signal to be input into a minimum value. The output from the Doherty amplifier thereby retains a constant phase characteristic regardless of the level of the input signal.
In the third embodiment, the Doherty amplifier measures an input signal to apply a bias corresponding to the input signal level to the phase regulator 123 and compensates a phase of an output signal by means of open loop control. On the contrary, in the fourth embodiment, the Doherty amplifier measures the input signal by using not the input signal but a phase characteristic of an output from the Doherty amplifier by means of the phase detector 15. The Doherty amplifier outputs the difference between the measurement result and the prescribed reference phase as a DC phase bias signal to the variable phase shifter 123 to feedback-control the phase of the output signal. By feedback controlling, a Doherty amplifier of which the linearity is improved and of which the phase characteristic is not influenced with the input signal level can be achieved.
A phase compensation method for the Doherty amplifier in the third and fourth embodiments may be also adapted to the case that the Doherty amplifiers respectively use a plurality of peaking amplifiers like the forgoing second embodiment.
As described above, according to the present invention, a Doherty amplifier with excellent linearity can be realized. And according to the present invention, a Doherty amplifier with improved linearity and with a stable phase characteristic of an output against a level change in input signal can be achieved.
Additional advantages and modifications will readily occur to those skilled in the art. Therefore, the invention in its broader aspects is not limited to the specific details and representative embodiments shown and described herein. Accordingly, various modifications may be made without departing from the spirit or scope of the general inventive concept as defined by the appended claims and their equivalents.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5786727||Oct 15, 1996||Jul 28, 1998||Motorola, Inc.||Multi-stage high efficiency linear power amplifier and method therefor|
|US5886575 *||Sep 30, 1997||Mar 23, 1999||Motorola, Inc.||Apparatus and method for amplifying a signal|
|US6445247 *||Jun 1, 2001||Sep 3, 2002||Qualcomm Incorporated||Self-controlled high efficiency power amplifier|
|US6472934||Dec 29, 2000||Oct 29, 2002||Ericsson Inc.||Triple class E Doherty amplifier topology for high efficiency signal transmitters|
|US6492867 *||Mar 22, 2001||Dec 10, 2002||Paragon Communications Ltd.||Method and apparatus for improving the efficiency of power amplifiers, operating under a large peak-to-average ratio|
|US6982593 *||Oct 23, 2003||Jan 3, 2006||Northrop Grumman Corporation||Switching amplifier architecture|
|US7218175 *||Apr 11, 2005||May 15, 2007||Sirenza Microdevices, Inc.||Dynamic feedback linearization|
|US20060001485 *||Jul 2, 2004||Jan 5, 2006||Icefyre Semiconductor Corporation||Power amplifier|
|EP1394932A1||Jun 5, 2003||Mar 3, 2004||Postech Foundation||Doherty Amplifier|
|JP2002124840A||Title not available|
|JP2004173231A||Title not available|
|1||A German Patent Office Action dated Feb. 14, 2007.|
|2||Combined Search and Examination Report issued by the British Patent Office dated Mar. 17, 2006, for British Application No. GB0524806.7.|
|3||Kim, Wan-Jong et al., Digital Predistortion of a Doherty Amplifier with a Weak Memory Within a Connected Solution, IEEE, pp. 2020-2023 (2004).|
|4||R.J. McMorrow et al., "The Microwave Doherty Amplifier", IEEE MTT-S Digest, pp. 1653-1656, (1994).|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7391259 *||Jul 21, 2006||Jun 24, 2008||Zarbana Digital Fund Llc||Power amplifier|
|US7456687 *||Apr 30, 2007||Nov 25, 2008||Fujitsu Limited||Amplifier unit and method of detecting failure in the same|
|US7831221||Dec 13, 2005||Nov 9, 2010||Andrew Llc||Predistortion system and amplifier for addressing group delay modulation|
|US8324965 *||Jan 15, 2010||Dec 4, 2012||Wuhan Gewei Electronic Technology Co., Ltd.||Final stage three-way power combining amplifying circuit applied to power amplifier of mobile communications base station system|
|US8364101||Mar 10, 2010||Jan 29, 2013||Fujitsu Limited||Amplifying device and transmitter apparatus|
|US8847681||Oct 21, 2010||Sep 30, 2014||Ngk Insulators, Ltd.||Combiner for Doherty amplifier|
|US20060001485 *||Jul 2, 2004||Jan 5, 2006||Icefyre Semiconductor Corporation||Power amplifier|
|US20060255857 *||Jul 21, 2006||Nov 16, 2006||Zarbana Digital Fund Llc||Power amplifier|
|US20070135065 *||Dec 13, 2005||Jun 14, 2007||Andrew Corporation||Predistortion system and amplifier for addressing group delay modulation|
|US20070164818 *||Jun 18, 2004||Jul 19, 2007||Kenichi Horiguchi||High efficiency amplifier|
|US20070285158 *||Apr 30, 2007||Dec 13, 2007||Akira Seino||Amplifier unit and method of detecting failure in the same|
|US20100240329 *||Mar 10, 2010||Sep 23, 2010||Fujitsu Limited||Amplifying device and transmitter apparatus|
|US20110080215 *||Jan 15, 2010||Apr 7, 2011||Wuhan Gewei Electronic Technology Co., Ltd.||Final stage three-way power combining amplifying circuit applied to power amplifier of mobile communications base station system|
|US20110169590 *||Oct 21, 2010||Jul 14, 2011||Ngk Insulators, Ltd.||Combiner for doherty amplifier|
|U.S. Classification||330/124.00R, 330/278, 330/289, 330/296|
|Mar 20, 2006||AS||Assignment|
Owner name: KABUSHIKI KAISHA TOSHIBA, JAPAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIJIMA, TOORU;REEL/FRAME:017694/0158
Effective date: 20051202
|Dec 4, 2007||CC||Certificate of correction|
|Feb 10, 2011||FPAY||Fee payment|
Year of fee payment: 4
|Apr 24, 2015||REMI||Maintenance fee reminder mailed|
|Sep 11, 2015||LAPS||Lapse for failure to pay maintenance fees|
|Nov 3, 2015||FP||Expired due to failure to pay maintenance fee|
Effective date: 20150911