|Publication number||US7286029 B2|
|Application number||US 11/122,009|
|Publication date||Oct 23, 2007|
|Filing date||May 5, 2005|
|Priority date||May 5, 2004|
|Also published as||DE102004022176A1, DE102004022176B4, US20050248422|
|Publication number||11122009, 122009, US 7286029 B2, US 7286029B2, US-B2-7286029, US7286029 B2, US7286029B2|
|Original Assignee||Atmel Germany Gmbh|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (9), Classifications (13), Legal Events (7)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This nonprovisional application claims priority under 35 U.S.C. § 119(a) on German Patent Application No. DE 102004022176.6, which was filed in Germany on May 5, 2004, and which is herein incorporated by reference.
1. Field of the Invention
The present invention relates to a method for constructing passive devices on a substrate and a device that is fabricated in accordance with such a method.
Although applicable to any passive device, the present invention and the problems it is based on is described in detail with regard to coils and coplanar wave guides located on a carrier substrate.
2. Description of the Background Art
In recent years, mobile as well as wireless transmission technologies have become more and more important. Therefore, a greater integration of components in the radio frequency and microwave field are desirable, whereby the cost and the size of the components are to be reduced. Known are silicon-based integrated circuits on, for example, a silicon substrate. Currently, the dimensions of the microprocessors are basically determined by the size of the passive devices and less by the size of the active devices. The demands in regard to the size of the microprocessors, that is, the integrated circuits and the devices provided thereon continue to increase so that new construction methods for dimension optimization are being explored.
It is therefore an object of the present invention to provide a method for constructing passive devices on a substrate and a component that is fabricated in accordance with such a method, whereby in a simple way, a degree of spatial efficiency, that is, an integration density of a passive device is increased, whereby a device can be constructed on the substrate such that a smaller surface area of the carrier substrate is required while the performance level remains the same, or that the number of devices that are placed on a surface unit can be increased.
The present invention is based on the idea to enlarge a surface of the carrier substrate by forming grooves utilizing an anisotropic etching procedure, and to construct, at least partially, devices having such a structure and geometry on the surface of the substrate and in the formed grooves. To this end, the method of the present invention can include the following steps: forming a plurality of grooves on a surface of the substrate utilizing an anisotropic etching procedure to enlarge the surface of the substrate; forming an insulating layer at least in the plurality of grooves; and structured metallization at least in the plurality of grooves for construction of the device above the insulating layer such that the passive device extending through the plurality of grooves is essentially constructed for optimal integration density.
Compared to conventional technology, the present invention has the advantage that in a simple way by applying a standard etching procedure, the substrate surface is achieved by forming grooves so that the number, that is, integration density of the passive devices on a substrate of predefined size is increased. In other words, the surface area of the substrate that is actually taken up by passive devices is reduced without affecting the performance capability, so that a plurality of devices can be arranged on a predefined substrate.
According to an example embodiment, several grooves are formed on the surface of the substrate by applying an anisotropic wet chemical etching method, whereby the grooves preferably have a trench-shaped structure due to the anisotropic nature of the etching procedure, and their longitudinal axes are preferably structured roughly in parallel to one another.
For example, three conductors, two ground conductors and one signal conductor, are formed parallel to one another and vertical to the longitudinal direction of the trench-shaped grooves by the structured metallization on the substrate and at least partially in the grooves for constructing a coplanar waveguide, whereby the dielectric layer serves as a dividier, that is, an intermediate layer between the substrate and the metallization. Alternatively, or additionally, a coil, for example, a spiral-shaped coil, can be formed by the structured metallization on the substrate, whereby, in particular, at least one segment of the coil is parallel to, and at least one segment of the coil is vertical to the longitudinal extension of the trench-shaped grooves. In a further method step, a bridge connection for a suitable connection of the, for example, spiral-shaped coil can be established. Thus, the present invention provides in a simple way passive devices, for example, a coplanar waveguide, a coil, an MIM condenser, a T-connection, contact points, or the like on the substrate and at least partially in the grooves, whereby the actual enlargement of the substrate surface, that is, an increase in the integration density due to a simple anisotropic wet chemical etching process, is made use of.
In particular, a KOH etching agent with the addition of, for example, a silicon nitride mask, is used in the anisotropic etching procedure for forming the trenches.
Preferably, the insulating layer is made of a dielectric organic insulation material, for example, a polyimide, an SU-8 material, a SiLK resin, an organic polymer material, for example, benzocyclobutene (BBC), or the like.
The photoresist layer can preferably be a positive or a negative photoresist and can be formed over the dielectric insulating layer using a conventional deposition method. It is beneficial to smooth out the convex corner areas of the trenches using, for example, a TM AH solution prior to forming the photoresist layer over the substrate, that is, the dielectric insulating layer and in the trenches to ensure a more stable application of the photoresist coat.
The substrate can be constructed as a silicon semiconductor substrate, a germanium-silicon substrate, or the like. The metallization are preferably made of aluminum, copper, silver, gold, titanium, or the like. Due to its high mechanical durability and low electrical resistance, aluminum has proven to be particularly well suited.
Further scope of applicability of the present invention will become apparent from the detailed description given hereinafter. However, it should be understood that the detailed description and specific examples, while indicating preferred embodiments of the invention, are given by way of illustration only, since various changes and modifications within the spirit and scope of the invention will become apparent to those skilled in the art from this detailed description.
The present invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings which are given by way of illustration only, and thus, are not limitive of the present invention, and wherein:
Identical reference numerals in the figures designate substantially identical components, or components with substantially identical functions, unless indicated otherwise.
Starting with a carrier substrate 1, for example, a silicon substrate, a silicon-germanium substrate, or the like, the surface of the substrate 1 is subjected to a surface treatment using an anisotropic wet chemical etching procedure.
For example, grooves 2 having oblique walls and being suitably structured and positioned to one another, are formed in predefined areas on the surface of the substrate 1 by applying a KOH etching solution and adding a silicon-nitride mask due to the anisotropic nature of the etching process, as can particularly seen in
In order to achieve better uniformity of the subsequent layer over the convex corner areas of the grooves 2, the convex areas are smoothed out over a predefined period of time, for example, with a TM AH solution, or the like.
Subsequently, the surface of the substrate 1 and the surface of the grooves 2 are preferably coated with a dielectric insulating layer 3. The dielectric insulating layer 3 is evenly deposited over the entire surface of the substrate 1 and the grooves 2 using, for example, a spin-coating method, and is hardened by a heat treatment, for example. The dielectric insulating layer 3 is made, for example, of an organic insulation material. Polyimide and SU-8 have proven to be particularly suitable. However, it is noted at this point that other materials, for example, an organic polymer, particularly benzocyclobutene (BBC), a SiLK material, or the like can also be used.
The dielectric insulating layer 3 preferably serves as an intermediate layer between the later applied coplanar waveguide metallization 4, 5, and 6, as illustrated, for example, in
Next, a photoresist layer (not illustrated) is applied over the dielectric insulating layer 3, which serves as a mask for the subsequent structured coplanar waveguide metallization. The photoresist layer can be a positive or a negative photolacquer and can be applied over the dielectric insulating layer 3 using particularly two different methods.
A feasible method is to provide the substrate with an electrical connection so that from an aqueous solution, including the photoresist material, a deposition occurs. The so-called electro-deposition is self-determining, that is, the current on the substrate surface decreases with increasing thickness of the already deposited photoresist layer, thereby causing the deposition to automatically drop down to zero. In this way, an extremely uniform photoresist layer over the entire surface of the substrate 1 and over the entire surface of the trenches 2 is achieved.
As an alternative, a conventional method for applying the photoresist layer to the surface of the substrate 1 and the surface of the grooves 2 can be used. The surface is thereby evenly coated with the photoresist material by rotating the substrate 1 in a saturated solution. In order to further improve this coating, the convex corner regions can be pre-smoothed with a TM AH solution, as previously described. Since the concave corner regions on the bottom of the grooves 2 are uniformly coated with the photoresist material, the dielectric insulating layer 3 is also applied over the concave corner areas beforehand, as shown in
For example, the photoresist material AZ 4562 can be used, which is used to form the mask for the subsequent metallization.
As is further illustrated in
According to the preferred embodiment in
The coplanar waveguide metallization 4, 5, and 6 can be made, for example, of aluminum, copper, silver, gold, titanium, or the like. Aluminum has proven to be particularly beneficial due to its high electrical conductivity, high degree of robustness, and the fact that it connects well with, for example, an SU-8 insulation material 3.
Thus, the present invention provides a simple production method for a stable coplanar waveguide system on a substrate, which has a greater integration density than a conventional coplanar waveguide system.
With regard to the construction of the grooves 2, the dielectric insulating layer 3 as well as the metallization with the addition of a photoresist layer, reference is made to the first embodiment according to
In contrast to the first embodiment according to
Preferably, the coil conductor 7 having a structure as is illustrated in
Additionally, a bridge connection 8 is provided, which connects, for example, a contact area 9 with the inner end of the coil for an electrical connection.
Thus, the present invention provides a simple production method for an efficient coil on a substrate having a higher integration density on a substrate than conventional coils.
Although the present invention has been described with reference to preferred embodiments, it is not limited thereto and can be modified in many ways.
For example, apart from coplanar wave guides and coils, all passive devices can be constructed by using the method of the present invention as described above, for example, MIM condensers, T-connections, ports, or the like.
It will also be obvious to one skilled in the art that different materials can be used for the substrate, the dielectric layer, the photoresist mask as well as for the metallization. The only deciding factor is that the surface of the substrate is magnified by using a simple anisotropic etching procedure to provide a passive device with a higher integration density.
The invention being thus described, it will be obvious that the same may be varied in many ways. Such variations are not to be regarded as a departure from the spirit and scope of the invention, and all such modifications as would be obvious to one skilled in the art are to be included within the scope of the following claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5095357||Aug 14, 1990||Mar 10, 1992||Mitsubishi Denki Kabushiki Kaisha||Inductive structures for semiconductor integrated circuits|
|US5196395 *||Mar 4, 1991||Mar 23, 1993||Superconductor Technologies, Inc.||Method for producing crystallographic boundary junctions in oxide superconducting thin films|
|US5204280||Apr 9, 1992||Apr 20, 1993||International Business Machines Corporation||Process for fabricating multiple pillars inside a dram trench for increased capacitor surface|
|US5336921||Jan 27, 1992||Aug 9, 1994||Motorola, Inc.||Vertical trench inductor|
|US5652557 *||Oct 17, 1995||Jul 29, 1997||Mitsubishi Denki Kabushiki Kaisha||Transmission lines and fabricating method thereof|
|US6693320||Aug 30, 1999||Feb 17, 2004||Micron Technology, Inc.||Capacitor structures with recessed hemispherical grain silicon|
|US20020197874||Jun 20, 2001||Dec 26, 2002||International Business Machines Corporation||Self-aligned sti for narrow trenches|
|EP0391123A2||Mar 20, 1990||Oct 10, 1990||Texas Instruments Incorporated||Extended length trench resistor and capacitor|
|JP2000235989A||Title not available|
|U.S. Classification||333/238, 257/664|
|International Classification||H01P3/08, H01P3/00, H05K1/16, H01L21/822, H01L27/08, H05K1/02, H01P11/00|
|Cooperative Classification||H01P11/003, H01P3/003|
|European Classification||H01P3/00B, H01P11/00B2|
|May 5, 2005||AS||Assignment|
Owner name: ATMEL GERMANY GMBH, GERMANY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:JOODAKI, MOJTABA;REEL/FRAME:016535/0880
Effective date: 20050504
|Mar 4, 2011||AS||Assignment|
Owner name: ATMEL CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ATMEL AUTOMOTIVE GMBH;REEL/FRAME:025899/0710
Effective date: 20110228
|Apr 25, 2011||FPAY||Fee payment|
Year of fee payment: 4
|Mar 26, 2012||AS||Assignment|
Owner name: ATMEL AUTOMOTIVE GMBH, GERMANY
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ATMEL GERMANY GMBH;REEL/FRAME:027928/0145
Effective date: 20081205
|Jan 3, 2014||AS||Assignment|
Owner name: MORGAN STANLEY SENIOR FUNDING, INC. AS ADMINISTRAT
Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:ATMEL CORPORATION;REEL/FRAME:031912/0173
Effective date: 20131206
|Apr 8, 2015||FPAY||Fee payment|
Year of fee payment: 8
|Apr 7, 2016||AS||Assignment|
Owner name: ATMEL CORPORATION, CALIFORNIA
Free format text: TERMINATION AND RELEASE OF SECURITY INTEREST IN PATENT COLLATERAL;ASSIGNOR:MORGAN STANLEY SENIOR FUNDING, INC.;REEL/FRAME:038376/0001
Effective date: 20160404