Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS7324100 B2
Publication typeGrant
Application numberUS 10/365,247
Publication dateJan 29, 2008
Filing dateFeb 12, 2003
Priority dateMar 5, 2002
Fee statusLapsed
Also published asCN1442840A, CN100354909C, US20030169243
Publication number10365247, 365247, US 7324100 B2, US 7324100B2, US-B2-7324100, US7324100 B2, US7324100B2
InventorsJoo-yul Lee
Original AssigneeSamsung Sdi Co., Ltd.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Plasma display panel with energy recovery circuit and driving method thereof
US 7324100 B2
Abstract
A plasma display panel with a driving apparatus including an inductor of which one end is electrically connected to one end of a panel capacitor. The driving apparatus of the plasma display panel alters a terminal voltage of the panel capacitors into a second voltage by storing energy in the inductor using energy of the panel capacitor charged with a first voltage. The terminal voltage of the panel capacitor is changed into the second voltage, and thereafter, it is maintained at the second voltage by freewheeling current flowing through the inductor. In addition, the terminal voltage of the panel capacitor is changed into the first voltage using the energy stored in the inductor. The terminal voltage of the panel capacitor is maintained at the first voltage by connecting one end of the panel capacitor to a first voltage source after it is changed into the first voltage.
Images(6)
Previous page
Next page
Claims(22)
1. An energy recovery circuit for a plasma display panel having a plurality of address electrodes and pairs of scan electrodes and sustain electrodes intersecting the address electrodes and alternately disposed, and panel capacitors formed among the address electrodes, the scan electrodes and the sustain electrodes, the energy recovery circuit comprising:
a first switching element coupled between a first power source supplying a first voltage and one end of a panel capacitor;
a second switching element, one end of the second switching element being coupled to a contact of the first switching element and the panel capacitor;
an inductor, one end of the inductor being coupled to one end of the panel capacitor;
a first diode coupled between an other end of the inductor and the contact of the first switching element and the panel capacitor;
a second diode coupled between a second power source supplying a second voltage and a contact of the second switching element and the inductor; and
a third switching element coupled between the other end of the inductor and the second power source.
2. The energy recovery circuit of claim 1, further comprising a third diode coupled between the second switching element and the inductor.
3. The energy recovery circuit of claim 1, wherein the first voltage is an address voltage and the second voltage is a ground voltage.
4. A method of driving a plasma display panel having the driving apparatus described in claim 1, the method comprising:
(a) turning the first switching element OFF and the second and the third switching elements ON to alter the terminal voltage of the panel capacitor into the second voltage and to store energy in the inductor, in a state of maintaining the terminal voltage of the panel capacitor at the first voltage;
(b) maintaining the terminal voltage of the panel capacitor at the second voltage by allowing the current flowing through the inductor to flow through the third switching element and the second diode;
(c) altering the terminal voltage of the panel capacitor into the first voltage by allowing the current flowing through the inductor to flow to the panel capacitor; and
(d) maintaining the terminal voltage of the panel capacitor at the first voltage by turning on the first switching element.
5. The method of claim 4, wherein the second switching element is turned off in the step (b) or (c).
6. The method of claim 4, wherein an interval that the third switching element is turned on is shorter than an interval that the first switching element is turned on.
7. The method of claim 4, wherein the first voltage is an address voltage and the second voltage is a ground voltage.
8. A driving apparatus for an address driving unit of a plasma display panel having a plurality of address electrodes and pairs of scan electrodes and sustain electrodes intersecting the address electrodes and alternately disposed, panels having panel capacitors formed among the address electrodes, the scan electrodes and the sustain electrodes, and driving apparatus for driving the panels, the driving apparatus comprising:
an inductor, one end of the inductor being coupled to one end of a panel capacitor, wherein the driving apparatus alters a terminal voltage of the panel capacitor into a second voltage by storing energy in the inductor using energy of the panel capacitor, freewheels current flowing through the inductor while the terminal voltage of the panel capacitor is maintained at the second voltage, and alters the terminal voltage of the panel capacitor into a first voltage using the current freewheeled through the inductor.
9. The driving apparatus of claim 8, further comprising at least one diode coupled between the inductor and a second voltage source so that the current freewheels.
10. The driving apparatus of claim 8, wherein the terminal voltage of the panel capacitor is maintained at the first voltage by coupling one end of the panel capacitor to a first voltage source after the terminal voltage of the panel capacitor is changed into the first voltage.
11. The driving apparatus of claim 10, further comprising a switching element coupled between the first voltage source and the panel capacitor to perform a switching operation in order to maintain the terminal voltage of the panel capacitor at the first voltage.
12. The driving apparatus of claim 8, further comprising a switching element coupled between the one end of the panel capacitor and one end of the inductor to perform a switching operation in order to store energy stored in the panel capacitor in the inductor.
13. The driving apparatus of claim 8, wherein the first voltage is an address voltage and the second voltage is a ground voltage.
14. A driving apparatus for an address driving unit of a plasma display panel having a plurality of address electrodes and pairs of scan electrodes and sustain electrodes intersecting the address electrodes and alternately disposed, panels having panel capacitors formed among the address electrodes, the scan electrodes and the sustain electrodes, and driving apparatus for driving the panels, the driving apparatus comprising:
an inductor, one end of the inductor being coupled to one end of a panel capacitor; and
a diode coupled between the other end of the inductor and one end of the panel capacitor to form current path of the inductor to the panel capacitor;
wherein the driving apparatus alters a terminal voltage of the panel capacitor into a second voltage by storing energy in the inductor using energy of the panel capacitor, freewheels current flowing through the inductor while the terminal voltage of the panel capacitor is maintained at the second voltage, and alters the terminal voltage of the panel capacitor into a first voltage using the current freewheeled through the inductor.
15. A method of driving a plasma display panel having a plurality of address electrodes and pairs of scan electrodes and sustain electrodes intersecting the address electrodes and alternately disposed, and panels having panel capacitors formed among the address electrodes, the scan electrodes and the sustain electrodes, the method comprising:
(a) altering a terminal voltage into a second voltage using energy of a panel capacitor charged with a first voltage in storing energy in an inductor coupled to the panel capacitor;
(b) maintaining the terminal voltage of the panel capacitor at the second voltage such that while the terminal voltage of the panel capacitor is maintained at the second voltage, current is freewheeled through the inductor;
(c) altering the terminal voltage of the panel capacitor into the first voltage again using the current freewheeled through the inductor; and
(d) maintaining the terminal voltage at the first voltage.
16. The method of driving the plasma display panel of claim 15, wherein the step (b) freewheels the current through the inductor and a diode.
17. The method of driving the plasma display panel of claim 15, wherein the step (d) maintains the terminal voltage of the panel capacitor at the first voltage by coupling one end of the panel capacitor to a first voltage source.
18. An energy recovery circuit for a plasma display panel having panel capacitors, comprising:
a first voltage source and a second voltage source supplying a first voltage and a second voltage, respectively, and an inductor coupled to one end of a panel capacitor;
a first current path formed between one end of the panel capacitor and the second voltage source to store energy in the inductor and to simultaneously decrease a terminal voltage to the second voltage from the first voltage;
a second current path including a first diode for freewheeling current flowing through the inductor in order to maintain energy stored in the inductor;
a third current path increasing the terminal voltage of the panel capacitor to the first voltage from the second voltage by the energy stored in the inductor; and
a fourth current path formed between the first voltage source and one end of the panel capacitor to maintain the terminal voltage of the panel capacitor at the first voltage.
19. The energy recovery circuit of claim 18, wherein the third current path comprises a second diode connected between the inductor and one end of the panel capacitor.
20. A plasma display panel comprising:
a plasma panel having a plurality of address electrodes and pairs of scan electrodes and sustain electrodes intersecting the address electrodes and alternately disposed, and panel capacitors formed among the address electrodes, the scan electrodes and the sustain electrodes;
a controller which receives an image signal from an external device to generate an address driving control signal and a sustain discharge signal;
an address driving unit which receives the address driving control signal from the controller to apply a display data signal for selecting a discharge cell desired to be displayed to each address electrode; and
a scan/sustain driving unit which receives the sustain discharge signal from the controller to input a sustain pulse voltage to the scan electrodes and the sustain electrodes alternately, thereby performing a sustain discharge for the selected discharge cell;
the address driving unit having an energy recovery circuit for recovering a reactive power and reusing it, the energy recovery circuit including:
a first switching element coupled between a first power source supplying a first voltage and one end of a panel capacitor;
a second switching element, one end of the second switching element being coupled to a contact of the first switching element and the panel capacitor;
an inductor, one end of the inductor being coupled to one end of the panel capacitor;
a first diode coupled between an other end of the inductor and the contact of the first switching element and the panel capacitor;
a second diode coupled between a second power source supplying a second voltage and a contact of the second switching element and the inductor; and
a third switching element coupled between the other end of the inductor and the second power source.
21. The plasma display panel of claim 20, wherein the energy recovery circuit includes a third diode coupled between the second switching element and the inductor.
22. The plasma display panel of claim 20, wherein the first voltage is an address voltage and the second voltage is a ground voltage.
Description
CROSS-REFERENCE TO RELATED APPLICATIONS

This application claims priority to and the benefit of Korean Application No. 2002-0011647, filed on Mar. 5, 2002 in the Korean Intellectual Property Office, the entire disclosure of which is incorporated herein by reference.

BACKGROUND OF THE INVENTION

(a) Field of the Invention

The present invention relates to a plasma display panel (“PDP”) and a driving method thereof, and more particularly to an energy recovery circuit and a method for driving the same that directly contribute to plasma display discharge.

(b) Description of the Related Art

In recent years, flat panel displays such as liquid crystal displays (LCD), field emission displays (FED), PDPs, and the like have been actively developed. The PDP has advantages over the other flat panel displays because of its high luminance, high luminous efficiency, and wide view angle. Accordingly, the PDP is a preferred large-scale screen of larger than 40 inches that can substitute for the conventional display.

The PDP is a flat panel display that uses plasma generated by gas discharge to display characters or images. It includes, depending on its size, more than several dozens to millions of pixels arranged in a matrix pattern. Such a PDP is classified as a direct current (DC) type or an alternating current (AC) type according to its discharge cell structure and the waveform of the driving voltage applied thereto.

The DC type PDP has electrodes exposed to a discharge space to allow DC to flow through the discharge space while the voltage is applied, and thus requires a resistance for limiting the current. To the contrary, the AC type PDP has electrodes covered with a dielectric layer that forms a capacitor to limit the current and protect the electrodes from the impact of ions during discharge. Thus, the AC type PDP has a longer lifetime than the DC type PDP.

Typically, the driving method of the AC type PDP is composed of a reset step, an addressing step, a sustain step, and an erase step.

In the reset step, the state of each cell is initialized to be ready for addressing the cell. In the addressing step, wall charges are applied in a selected cell that is on the panel (i.e., addressed cell). In the sustain step, a discharge occurs to actually display an image on the addressed cells. In the erase step, the wall charges on the cells are erased to finish the sustained discharge.

In the AC type PDP, the address electrodes for addressing act as a capacitive load, so that there is a capacitance for the electrodes and a need for a reactive power as well as a power for the addressing in order to apply waveforms for addressing. A circuit for recovering the reactive power and reusing it is called an energy recovery circuit.

A conventional energy recovery circuit for the AC type PDP and its driving method are now described.

FIGS. 1 and 2 show a conventional energy recovery circuit and its waveform diagram, respectively.

FIG. 1 shows the energy recovery circuit disclosed in the U.S. Pat. Nos. 4,866,349 and 5,081,400 issued to L. F. Weber.

The conventional energy recovery circuit includes two serially connected switching elements S1 and S2, diodes D1 and D2, inductor LC and energy recovery capacitor CC, and two serially connected switches S3 and S4.

A contact between the two switching elements S3 and S4 is coupled to the PDP, which is represented by a capacitor CP in an equivalent circuit.

The conventional energy recovery circuit as constructed above operates in four modes according to the states of the switching elements S1 to S2, and shows the waveforms of output voltage VP and current IL flowing to inductor LC, as illustrated in FIG. 2.

Switching element S4 is initially turned on right before switch S1 is turned on, so that terminal voltage VP of the panel is at zero. In the meantime, energy recovery capacitor CC is already charged with a voltage (Va/2) that is half address voltage Va.

At t0, while terminal voltage VP of the panel is maintained at zero, mode 1 begins to turn switching element S1 on and switching elements S2, S3, and S4 off.

In the operational interval (t0 to t1) of mode 1, an LC resonance path is formed involving energy recovery capacitor CC, switching element S1, diode D1, inductor Lc, and plasma panel capacitor CP. Accordingly, current IL flowing through inductor LC forms a half waveform because of LC resonance, and output voltage VP of the panel gradually increases to address voltage VS. At the moment that output voltage VP of the panel reaches address voltage VS, almost no current flows to inductor Lc.

The mode 2 begins at the end of mode 1, to turn switching elements S1 and S3 on and switches S2 and S4 off. In the operational interval (t1 to t2) of mode 2, externally supplying voltage Va is applied to panel capacitor CP via switching element S3 to maintain output voltage VP of the panel.

Once mode 2 ends in the state of maintaining discharge of terminal voltage VP, mode 3 begins to turn switch S2 on and switches S1, S3,and S4 off.

In the operational interval (t2 to t3) of mode 3, an LC resonance path is formed in reverse path of the LC resonance path in mode 1, i.e., a current path including plasma panel capacitor CP, inductor Lc, diode D2, switching element S2, and energy recovery capacitor CC in sequence. Accordingly, as shown in FIG. 2, current IL flows to inductor Lc and output voltage VP of the panel falls, so that current IL of inductor LC and output voltage VP of the panel reach zero at t3.

In the operational interval of mode 4, switches S2 and S4 are turned on and switching elements S1 and S3 are turned off to maintain output voltage VPof the panel at zero. Once switching element S1 is turned on in this state, the cycle returns to mode 1.

In the conventional energy recovery circuit configured as above, however, there is a problem that all of the energy is not recovered due to loss of the circuit itself such as ON loss of the switching elements or the switching loss. Thereby, the address voltage cannot be increased to a desired voltage Va or cannot be decreased to a ground voltage, and this causes a hard-switching of the switching elements. In addition, a rising time and a falling time of the address voltage become longer, and this causes the addressing speed to be lower.

SUMMARY OF THE INVENTION

In accordance with the present invention, energy of a panel capacitor is stored in an inductor, and a terminal voltage of the panel capacitor is increased using the energy. This provides a reduction inc rising time and falling time of a panel voltage and reduces the number of switching elements.

An energy recovery circuit for a plasma display panel according to the present invention includes a plurality of address electrodes, pairs of a plurality of scan electrodes, a plurality of sustain electrodes intersecting the address electrodes, alternately disposed, and panel capacitors formed among the address electrodes, the scan electrodes and the sustain electrodes.

According to a first aspect of the present invention, the plasma display panel includes a first to a third switching elements, an inductor, and first and second diodes. The first switching element is electrically connected between a first voltage source supplying a first voltage and one end of the panel capacitor, and one end of the second switching element is connected to a contact of the first switching element and the panel capacitor. One end of the inductor is electrically connected to the second switching element and the third switching element is connected between the other end of the inductor and the second voltage source supplying the second voltage. The first diode is connected between the other end of the inductor and the contact of the first switching element and the panel capacitor, and the second diode is connected between the second voltage source and a contact of the second switching element and the inductor.

In this case, the energy recovery circuit according to the first aspect of the present invention may further include a third diode connected between the second switching element and the inductor.

According to a second aspect of the present invention, a driving apparatus is provided, which includes an inductor of which one end is electrically connected to one end of a panel capacitor. The driving apparatus of the plasma display panel alters a terminal voltage of the panel capacitor into a second voltage by storing energy in the inductor using energy of the panel capacitor charged with a first voltage. In addition, it alters the terminal voltage thereof into the first voltage using the energy stored in the inductor. The terminal voltage thereof is preferably maintained at the second voltage by freewheeling current flowing through the inductor after it is changed into the second voltage.

In this case, the driving apparatus may further includes at least one diode electrically connected between the inductor and a second voltage source in order to freewheel current. Furthermore, the driving apparatus preferably maintains the terminal voltage of the panel capacitor at the first voltage by connecting one end of the panel capacitor to a first voltage source after the terminal voltage thereof is changed into the first voltage. The driving voltage may further include a switching element electrically connected between the first voltage source and the panel capacitor to perform a switching operation in order to maintain the terminal voltage thereof at the first voltage.

When the plasma display panel according to the present invention operates, a first to a fourth current paths are formed. The first current path is formed between one end of the panel capacitor and the second voltage source to store energy in the inductor and to simultaneously decrease a terminal voltage to the second voltage from the first voltage. The second current path includes a first diode for freewheeling current flowing through the inductor in order to maintain energy stored in the inductor. The third current path increases the terminal voltage of the panel capacitor to the first voltage from the second voltage by the energy stored in the inductor. The fourth current path is formed between the first voltage source and one end of the panel capacitor to maintain the terminal voltage of the panel capacitor at the first voltage.

A method of driving the plasma display panel according to the present invention includes: a first step of altering a terminal voltage into a second voltage using energy of the panel capacitor charged with a first voltage in storing energy in an inductor connected to the panel capacitor; a second step of maintaining the terminal voltage of the panel capacitor at the second voltage; a third step of altering the terminal voltage of the panel capacitor into the first voltage again using energy stored in the inductor; and a fourth step of maintaining the terminal voltage at the first voltage.

A method of driving a plasma display panel having the driving apparatus according to the first aspect is provided. The method includes: a first step of turning the first switching element OFF and the second and the third switching element ON to alter the terminal voltage of the panel capacitor into the second voltage and to store energy in the inductor in a state of maintaining the terminal voltage of the panel capacitor at the first voltage; a second step of maintaining the terminal voltage of the panel capacitor at the second voltage by allowing the current flowing through the inductor to flow through the third switching element and the second diode; a third step of altering the terminal voltage of the panel capacitor into the first voltage by allowing the current flowing through the inductor to flow to the panel capacitor; and a fourth step of maintaining the terminal voltage of the panel capacitor at the first voltage by turning on the first switching element.

In this case, an interval that the third switching element is turned on is shorter than an interval that the first switching element is turned on.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 illustrates an energy recovery circuit according to the prior art.

FIG. 2 illustrates operational timing in the energy recovery circuit according to the prior art.

FIG. 3 illustrates a plasma display panel according to an embodiment of the present invention.

FIG. 4 illustrates an energy recovery circuit according to an embodiment of the present invention.

FIG. 5A to FIG. 5D illustrate current paths at respective modes in the energy recovery circuit according to an embodiment of the present invention.

FIG. 6 illustrates operational timing in the energy recovery circuit according to an embodiment of the present invention.

DETAILED DESCRIPTION

In the drawings, the parts with no relation to the description will be omitted for clarity. Like numerals refer to like elements throughout. It will be understood by those skilled in the art that when an element is referred to as “connection with” another element, it can be directly connected with the other element or intervening elements may also be present electrically.

First, referring to FIG. 3, the plasma display panel according to an embodiment of the present invention will be described. As shown in FIG. 3, the plasma display panel includes plasma panel 100, address driving unit 200, scan/sustain driving unit 300, and controller 400.

Plasma panel 100 includes a plurality of address electrodes A1 to Am disposed in a longitudinal direction, and a plurality of scan electrodes Y1 to Yn and a plurality of sustain electrodes X1 to Xn alternately disposed in a transverse direction. X electrodes X1 to Xn are formed corresponding to Y electrodes Y1 to Yn, and typically, and ends thereof are commonly connected with each other.

Address driving unit 200 includes an energy recovery circuit, which receives an address driving control signal from controller 400 to apply a display data signal for selecting a discharge cell desired to be displayed to each address electrode and recovers a reactive power and reuses it.

Scan/sustain driving unit 300 receives a sustain discharge signal from controller 400 to input a sustain pulse voltage to the scan electrodes and the sustain electrodes alternately, thereby performing a sustain discharge for the selected discharge cell.

Controller 400 receives an image signal from an external device to generate the address driving control signal and the sustain discharge signal, thereby, applying them to address driving unit 200 and scan/sustain driving unit 300, respectively.

Hereinafter, referring to FIGS. 4 to 6, energy recovery circuit 210 according to an embodiment of the present invention, included in address driving unit 200, will be described. As shown in FIG. 4, energy recovery circuit 210 is connected to one electrode of a panel (hereinafter, referred to as “panel capacitor Cp”) intervening an address driving IC (not shown). The other electrode is connected to another driving IC, i.e., a scan driving IC or a sustain driving IC.

A description will be made assuming that energy recovery circuit 210 is connected to panel capacitor Cp, omitting address driving IC.

Energy recovery circuit 210 includes inductor L, switching elements S1, S2, and S3 and diodes D1 and D2. Switching element S1 is connected between address voltage Va and one electrode of panel capacitor Cp, and switching element S2 and inductor L are in series connected to one electrode of panel capacitor CP.

Diode D1 is connected between one end of the inductor, not connected to switching element S2, and one electrode of panel capacitor Cp to form a current path. And, switching element S3 and diode D2 are connected between both terminals of the inductor and a ground voltage to form a freewheeling path of a current.

In addition, power recovery circuit 210 may further include diode D3 for setting a current path from panel capacitor Cp to inductor L.

Next, referring to FIGS. 5A to 5D and FIG. 6, a method of driving the plasma display panel according to an embodiment of the present invention will be described.

FIGS. 5A to 5D illustrate current paths of respective modes in the energy recovery circuit and FIG. 6 illustrates the operational timing in the energy recovery circuit. Assuming that switching element S1 is turned on before mode 1 starts, and thus, terminal voltage Vp of panel capacitor Cp is maintained at address voltage Vs.

(1) Mode 1 (M1)

Referring to interval M1 of FIG. 5A and FIG. 6, the operation of mode 1 will be described.

At interval M1, switching element S1 is turned off and switching elements S2 and S3 are turned on. Then, a current path is formed involving panel capacitor Cp, switching element S2, diode D3, inductor L and switching element S3. By this current path, terminal voltage Vp of panel capacitor Cp is decreased from address voltage Va to the ground voltage, and the current flowing through inductor L is increased, and thereby, the energy is stored in the inductor. That is, the energy stored in panel capacitor Cp is stored in inductor L.

(2) Mode 2 (M2)

Referring to interval M2 of FIG. 5B and FIG. 6, the operation of mode 2 will be described.

Once terminal voltage Vp of panel capacitor Cp is decreased to the ground voltage, it is no longer decreased due to diode D2 and is maintained at the ground voltage. In addition, current IL flowing through inductor L is freewheeled in a path of inductor L, switching element S3 and diode D2. In this case, current IL becomes the maximum, and shorter the period more advantageous it is.

(3) mode 3 (M3)

Referring to interval M3 of the FIG. 5C and FIG. 6, the operation of mode 3 will be described.

At interval M3, switching elements S2 and S3 are turned off in a state of turn-off of switching element S1. Since switching element S2 is not included in the current path at mode 2, it may be turned off at mode 2 M2. The turn-off of switching element S3 allows current IL to flow in a path of diode D2, inductor L, diode D1, and panel capacitor Cp, thereby increasing terminal voltage Vp of the panel capacitor. When inductor current IL is at zero, terminal voltage Vp of panel capacitor Cp is no longer increased and is maintained at address voltage Va.

At interval M3, terminal voltage Vp of the panel capacitor is increased by storing the energy stored in the inductor, using the energy stored in panel capacitor Cp at mode 1.

(4) Mode 4 (M4)

Referring to M4 interval of FIG. 5D and FIG. 6, the operation of mode 4 will be described.

At interval M4, switching element S1 is turned on in a state of increase of terminal voltage Vp of panel capacitor Cp to address voltage Va. Once switching element S1 is turned on, terminal voltage Vp of panel capacitor Cp can be maintained at the address voltage by a path of the address voltage Va, the switching element S1 and the panel capacitor Cp.

Next, the process of mode 1 to mode 4 is repeated to make terminal voltage Vp of panel capacitor Cp to alter address voltage Va and the ground voltage repeatedly.

According to the embodiment of the present invention, the energy is stored in inductor L using the energy charged in capacitor Cp, and terminal voltage Vp of panel capacitor Cp can be increased again using the energy stored in inductor L.

According to the present invention, the number of the switching elements and the diodes is reduced by one each, compared with the prior art, and also, there is no need for an external capacitor. In other words, a configuration of a circuit is simplified compared with the prior art. Since the energy is stored in only inductor L without using an external capacitor to perform charging/discharging, terminal voltage Vp of panel capacitor Cp can be rapidly increased to address voltage Va and rapidly decreased to 0V to decrease a rising time and a falling time. As it takes a shorter time to recover the address voltage again after the voltage of the panel capacitor is decreased to 0V, as above, a time that the voltage is maintained at high potential becomes longer, and thus, a discharging characteristic of the plasma display panel becomes better.

Although embodiments of the present invention have been described in detail hereinabove, it should be clearly understood that many variations and/or modifications of the basic inventive concepts herein taught which may appear to those skilled in the present art will still fall within the spirit and scope of the present invention, as defined in the appended claims.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4866349Sep 25, 1986Sep 12, 1989The Board Of Trustees Of The University Of IllinoisPower efficient sustain drivers and address drivers for plasma panel
US5081400Apr 14, 1989Jan 14, 1992The Board Of Trustees Of The University Of IllinoisPower efficient sustain drivers and address drivers for plasma panel
US5994929 *Apr 27, 1998Nov 30, 1999Nec CorporationDriver for display panel
US6150999 *Oct 7, 1998Nov 21, 2000Acer Display Technology, Inc.Energy recovery driving circuit for driving a plasma display unit
US6480189 *Mar 1, 2000Nov 12, 2002Pioneer CorporationDisplay panel driving apparatus
US6538627 *Dec 30, 1998Mar 25, 2003Ki Woong WhangEnergy recovery driver circuit for AC plasma display panel
US6583575 *Sep 17, 2001Jun 24, 2003Samsung Electronics Co., Ltd.Energy recovery sustain circuit for AC plasma display panel
US6657604 *Sep 10, 2001Dec 2, 2003Au Optronics Corp.Energy recovery circuit for plasma display panel
US6768270 *Jun 28, 2002Jul 27, 2004Ultra Plasma Display CorporationAC-type plasma display panel having energy recovery unit in sustain driver
US7009823 *Jun 28, 2002Mar 7, 2006Lg Electronics Inc.Energy recovery circuit and energy recovery method using the same
CN1314670AAug 4, 2000Sep 26, 2001达碁科技股份有限公司Method and device for holding plasma display waveform
JP2000293131A Title not available
JP2000330515A Title not available
JP2000338934A Title not available
JP2001134233A Title not available
JP2001142431A Title not available
JP2001184024A Title not available
JP2001337640A Title not available
JP2002116731A Title not available
JPH1052061A Title not available
JPH08152865A Title not available
JPH10149135A Title not available
JPH10301530A Title not available
JPH11161226A Title not available
JPH11282416A Title not available
JPH11352927A Title not available
Non-Patent Citations
Reference
1Patent Abstracts of Japan, Publication No. 08-152865; Date of Publication: Jun. 11, 1996; in the name of Masataka Oba et al.
2Patent Abstracts of Japan, Publication No. 10-052061; Date of Publication: Feb. 20, 1998; in the name of Yoshihiro Matsumoto et al.
3Patent Abstracts of Japan, Publication No. 10-149135; Date of Publication: Jun. 2, 1998; in the name of Akihiko Iwata et al.
4Patent Abstracts of Japan, Publication No. 10-301530; Date of Publication: Nov. 13, 1998; in the name of Yoshio Sano et al.
5Patent Abstracts of Japan, Publication No. 11-161226; Date of Publication: Jun. 18, 1999; in the name of Masayuki Noborio.
6Patent Abstracts of Japan, Publication No. 11-282416; Date of Publication: Oct. 15, 1999; in the name of Takashi Hashimoto, et al.
7Patent Abstracts of Japan, Publication No. 11-352927; Date of Publication: Dec. 24, 1999; in the name of Yoshio Sano.
8Patent Abstracts of Japan, Publication No. 2000-293131; Date of Publication: Oct. 20, 2000; in the name of Koichi Iguchi.
9Patent Abstracts of Japan, Publication No. 2000-330515; Date of Publication: Nov. 30, 2000; in the name of Mikio Sasaki, et al.
10Patent Abstracts of Japan, Publication No. 2000-338934; Date of Publication: Dec. 8, 2000; in the name of Yasunobu Hashimoto.
11Patent Abstracts of Japan, Publication No. 2001-134233; Date of Publication: May 18, 2001; in the name of Shigeo Kiko.
12Patent Abstracts of Japan, Publication No. 2001-142431; Date of Publication: May 25, 2001; in the name of Urakabe Takahiro.
13Patent Abstracts of Japan, Publication No. 2001-184024; Date of Publication: Jul. 6, 2001; in the name of Takuya Watanabe.
14Patent Abstracts of Japan, Publication No. 2001-337640; Date of Publication: Dec. 7, 2001; in the name of Yoshizumi Sekii.
15Patent Abstracts of Japan, Publication No. 2002-116731; Date of Publication: Apr. 19, 2002; in the name of Chung-Wook Roh, et al.
Classifications
U.S. Classification345/211, 345/60
International ClassificationG09G3/296, G09G3/291, G09G3/288, G09G3/298, G09G5/00, G09G3/20
Cooperative ClassificationG09G3/2965
European ClassificationG09G3/296L
Legal Events
DateCodeEventDescription
Mar 20, 2012FPExpired due to failure to pay maintenance fee
Effective date: 20120129
Jan 29, 2012LAPSLapse for failure to pay maintenance fees
Sep 5, 2011REMIMaintenance fee reminder mailed
Feb 12, 2003ASAssignment
Owner name: SAMSUNG SDI CO., LTD., KOREA, REPUBLIC OF
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:LEE, JOO-YUL;REEL/FRAME:013770/0415
Effective date: 20030203