|Publication number||US7326444 B1|
|Application number||US 10/941,502|
|Publication date||Feb 5, 2008|
|Filing date||Sep 14, 2004|
|Priority date||Sep 14, 2004|
|Publication number||10941502, 941502, US 7326444 B1, US 7326444B1, US-B1-7326444, US7326444 B1, US7326444B1|
|Inventors||Qingguo Wu, Dong Niu, Honghong Wang, Haiying Fu|
|Original Assignee||Novellus Systems, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (105), Non-Patent Citations (92), Referenced by (14), Classifications (14), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application claims priority under 35 U.S.C. 120 from U.S. patent application Ser. No. 10/789,103, filed Feb. 27, 2004, by Wu et al., and titled METHODS FOR PRODUCING LOW-K CDO FILMS WITH LOW RESIDUAL STRESS which claims priority under 35 USC 119(e) from U.S. Provisional Patent Application No. 60/524,330, filed Nov. 20, 2003, by Wu et al., and titled “METHODS FOR PRODUCING LOW-K CDO FILM OF LOW RESIDUE STRESS WITH DIELECTRIC CONSTANT <3.0.” These applications are incorporated herein by reference for all purposes.
This invention relates to methods for preparing dielectric films having low dielectric constants and high mechanical strength. More specifically, the invention relates to process optimization and improvement through precursor structure selection and process parameter optimization to improve the integration properties of a low stress carbon doped oxide (CDO) film, including dry etching rate, wet clean performance, optical properties, and electrical performance while maintaining a low dielectric constant.
There is a general need for materials with low dielectric constants (low-k) in the integrated circuit manufacturing industry. Using low-k materials as the interlayer dielectric of conductive interconnects reduces the delay in signal propagation and signal crosstalk due to capacitive effects. The lower the dielectric constant of the dielectric, the lower the capacitance of the dielectric and the RC delay in the lines and signal crosstalk between electrical lines of the IC. Further, the use of a low k material as an interlayer dielectric reduces the power consumption of complex integrated circuits.
Low-k dielectrics are conventionally defined as those materials that have a dielectric constant (k) lower than that of silicon dioxide (SiO2), that is k<˜4. Generally, they have a dielectric constant of 3 or less. Typical methods of obtaining low-k materials include introducing pores into the dielectric matrix and/or doping silicon dioxide with various hydrocarbons or fluorine. In technology nodes of 90 nanometers and beyond, carbon doped oxide dielectric materials look extremely promising. However, wide spread deployment of these materials in modern integrated circuit fabrication processes presents some technological hurdles.
Specifically, in comparison with silicon dioxide, low k CDO materials typically have inferior mechanical properties due to the incorporation of ending methyl groups (—CH3) in order to lower the k value of CDO materials. These mechanical properties include hardness, modulus, film residual stress, blanket film cracking threshold or limit, fracture toughness, etc. These properties are derived primarily from the strength of the atomic bonds and their binding energy. For instance, using conventional Si containing organics as precursors in a conventional plasma enhanced chemical vapor deposition (PECVD) process, the resulting dielectric CDO film will generally possess a dielectric constant of 2.7-2.95 with a hardness of 1.2-2.0 GPa, modulus of 6.6 to 12 GPa, and a blanket film cracking limit between 2.3-2.7 μm. It is noted that the cracking limit is an overall measure of mechanical properties of a CDO film. Many applications will require cracking thresholds of greater than 3 μm, and more preferably greater than 5 μm. CDO materials of inferior mechanical properties will have adhesive (delamination) and cohesive (cracking) failures during the Cu-low k integration and packaging steps.
These failures are exacerbated by the increasing complexity of integrated circuits and manifest as growing numbers of metallization layers. It is not uncommon for a modern IC design to require nine metallization layers, each with a separate dielectric layer. Each of these dielectric layers will have to withstand mechanical stresses from, for example, Chemical Mechanical Polishing (CMP) and/or thermal and mechanical stresses incurred during IC packaging operations.
In addition to modulus, a mechanical property of growing importance is the residual (or internal) stress in a dielectric film. Residual stress is comprised of an extrinsic stress component and an intrinsic stress component. Further, residual stress can be either compressive or tensile. Conventional low k films (k<3.2), including CDO films, typically have a tensile stress in excess of 50 Ma. The residual stresses within a deposited dielectric film are of particular interest for this invention. In IC fabrication contexts, these stresses can manifest in different ways, including cracking initiation and propagation and bowing or arching of die, which indicate net tensile or compressive stress. Low residual stress leads to low cracking driving force, a high cracking or buckling limit and hence a low failure rate during Cu-low k integration and packaging.
By way of illustration,
Further, each additional layer of CDO dielectric material increases the total tensile residual stress in the test wafer.
Many device failures can ultimately be traced to stresses and their variations at various stages of IC processing. Those failures including interfacial delamination between different materials and cracking within one material during chemical mechanical polishing (CMP) and packaging. Excessive stress of thin films, such as CDO films, will also accumulate through multiple layer integration and will result in wafer warping and CMP issues. Since device feature size is continuously shrinking, stress related problems are expected to become more severe.
Thus, there is a high demand based on the current Cu-low k integration scheme that the stress of CDO films be lowered from the current level (˜50 MPa or greater tensile) while raising hardness/modulus and without making sacrifices in important properties such as a dielectric constant, dry etch rate, film stability during wet cleaning, and electrical leakage current.
To achieve the foregoing, methods of improving the mechanical properties of thin films, including CDO films, are disclosed. Further, this invention relates to techniques for optimizing these methods in order to avoid sacrifices in dry etch rate, film stability during wet cleaning, and electrical leakage current. Additionally, this invention discloses variations of these methods in order to optimize a CDO film's extinction coefficient.
In one embodiment of the invention, a carbon doped silicon oxide (CDO) film on a substrate is deposited on a substrate by contacting the substrate with one or more CDO precursors having a carbon-carbon triple bond and with a strong oxidizer. Because of the process conditions used and the choice of precursors, the resulting CDO film will have carbon-carbon triple bonds or their derivative forms in sufficient amounts that the CDO film will have a compressive stress or a tensile stress of between about −20 to 30 MPa and a dielectric constant of between about 2.5-3.0. Additionally, CDO films deposited according to one or more of these embodiments will have a C≡C to SiO bond area ratio of between about 0.05% to 5%, a SiC to SiO bond ratio of between about 2% to 10%, and a refractive index (RI) of 1.39-1.52 measured at 633 nm.
In some embodiments, the CDO film is formed on the substrate by a chemical deposition process (for example PECVD), using one or more precursors carried in a carrier gas (e.g., carbon dioxide) in the presence of a “strong” oxidizer (e.g., an oxygen-containing oxidant such as O2, O3, N2O, H2O or H2O2, that improves desirable polymerization reactions during the deposition process). In a specific implementation, the CDO precursor is selected from the group consisting of Ethynyltrimethylsilane (ETMS), also known as trimethylsilaneacetylene (TMSA), and Bis(trimethylsilyl)acetylene (BTMSA).
In a PECVD embodiment, a plasma is formed in a deposition chamber such that the density of the plasma formed is in the range of between about 0.05 W/cm2 and 2 W/cm2. In a preferred embodiment, the strong oxidizer and the CDO precursor are supplied to the deposition chamber such that the ratio of oxidizer to CDO precursor is between about 10 sccm (gas): 1 ccm (liquid) and 500 sccm (gas): 1 ccm (liquid). Specifically, the precursor is supplied at a flow rate of about 1-3 ccm, while the strong oxidizer is supplied to the deposition chamber at a flow rate of between about 50 to 500 sccm, preferably at a flow rate of 150-250 sccm, and most preferably at a flow rate of about 150 sccm.
In another implementation of the invention, an integrated circuit (IC) with one or more CDO dielectric layers having carbon-carbon triple bonds or both and/or their derivative forms generated during the deposition is provided. In some embodiments, the CDO layer serves as an interlayer dielectric in the IC. In a preferred embodiment, the CDO dielectric layer has a residual tensile stress of −20 to 30 MPa and a dielectric constant of not greater than 3.0.
These and other features and advantages of the invention will be presented in more detail below with reference to the associated drawings.
Introduction and Overview
The present invention relates to methods of creating low-k carbon doped oxide (CDO) layers with high mechanical strength and low residual stress. Further, this invention relates to methods of optimizing these methods in order to avoid sacrifices in dry etch rate, film stability during wet cleaning, and electrical leakage current. Additionally, this invention discloses variations of these methods in order to optimize a CDO film's extinction coefficient.
Generally, CDO film refers to a material whose compositional elements include Si, O, C and H. It may contain traces of other elements, including fluorine (F) or germanium (Ge). The typical chemical composition of the as deposited CDO films includes 10-50 atomic percentage silicon, 5-60 atomic percentage oxygen, 5-50 atomic percentage carbon and 20-35 atomic percentage of hydrogen. “Low-k”, in the context of this invention, means that the dielectric constant of the CDO layer is not greater than about 3.5, preferably not greater than about 3.0, and potentially as low as about 2.5.
The residual tensile stress of CDO films produced under unoptimized process conditions is generally >50 MPa with a typical value in the range between 60 MPa and 90 MPa. The processes of this invention significantly reduce residual film stress by altering CDO film compositional bonding structure through optimizing precursor selection and/or deposition process conditions.
As indicated above, the residual tensile stress in a thin film can arise from two different sources: intrinsic and extrinsic. Extrinsic stress is produced from a source external to the film. In integrated circuits, extrinsic stress is typically caused by the mismatch in thermomechanical properties between a dielectric layer and the underlying substrate, especially a mismatch in their thermal expansion coefficients. Lowering deposition temperature will minimize the extrinsic stress in a film, as will a smaller mismatch in coefficients of thermal expansion between the film and the substrate.
Intrinsic stress can be traced to the film-growth mechanism and the final lattice structure of the dielectric material. It depends upon the deposition conditions, such as for example during a plasma enhanced chemical vapor deposition (PECVD), the deposition temperature, the frequency and power of a radio frequency (RF) source used to generate a plasma, deposition pressure, deposition rate, and chemical precursor(s) used.
From a materials standpoint, it is believed that intrinsic stress in CDO films is determined by the backbone structure, that is the Si—O—Si matrix. CDO films produced by conventional processes possess many terminal groups such as free methyl and ethyl groups attached to the Si—O—Si matrix. The resulting Si—O—Si matrix has a structure, defined by its average bonding length and angle, that are less than ideal to match with the substrate material to yield low residual stress. It is noted by this invention that the intrinsic stress of a CDO film can be reduced by optimizing the Si—O—Si matrix structure through introducing additional bonds of different length, bonds of different angles, and cross-linking between bonds. And, in fact, it has been found through this invention that intrinsic stress can be reduced by incorporating carbon-carbon triple bonds and bonds of their derivatives in form of crosslinking in the CDO film. Further it has been found that the incorporation of these bonds and their crosslinking optimizes Si—O—Si matrix structure and reduces the tensile stress of CDO film.
Thus, in one aspect, the present invention provides CDO films including at least some carbon-carbon triple bonds and their derivative forms. These derivative forms of triple bonds include carbon-carbon double bonds, carbon-carbon single bonds, and their crosslinked forms with other compositional atoms, including Si, O, C and H, in a CDO film. As discussed below, the incorporation of carbon-carbon triple bond in the CDO film can be detected using, for example, Fourier Transformation Infrared (FTIR) spectroscopy. The content of carbon-carbon triple bond in the CDO film can be quantitatively described by the ratio of its FTIR peak area centered at ˜2110 cm−1 to the FTIR peak area of main backbone Si—O—Si matrix centered at ˜1030 cm−1. Preferably, the ratio of FTIR C—C triple bond peak area to Si—O bond area will fall in the range of about 0.05% to 20%, more preferably in the range of about 0.5% to 1.5%.
The advantages gained by introducing these unsaturated groups can be understood as follows. There are four major structural configurations for carbon in CDO films. By way of illustration,
Another aspect of the invention provides deposition conditions selected to introduce increased desired bond incorporation and crosslinking/bridging within the dielectric network, e.g., by employing a dual frequency RF plasma source having a significant content of low frequency power and employing precursors that provide additional carbon content and carbon containing bonding structures. The deposition conditions are selected to enhance the incorporation of desired bonds in precursor(s) into CDO film and the crosslinking of those bonds during deposition. The desired bonds incorporated in films and their derivatives after crosslinking with other compositional atoms, e.g., Si, O, C, and/or H, in the CDO film include acetylene (Si—C≡C—Si), ethylene (Si—CH═CH—Si), ethane (Si—CH2—CH2—Si), methylene (Si—CH2—Si), Si—CH═C(O)—Si, —CH(C)—C(O, C)—, —CH═CH—C—, —CH═CH—O—, etc. Due to the open space introduced by these bonds, CDO films containing these groups maintain relatively low dielectric constants (e.g., less than about 3).
The total residual stress of the CDO films produced using these methods (precursor and/or process optimization) should preferably have less than about 50 MPa of tensile stress, and more preferably between about 30 and −20 MPa. Note that a negative value for tensile stress indicates a compressive stress. Note further that stress was measured using a “Flexus” tool purchased from KLA-Tencor Corporation. But any tool that accurately measures bow or other deviation from planarity in a wafer can be employed.
While a primary focus of this invention is reducing residual stress in CDO films, the films preferably possess a variety of other mechanical properties rendering them suitable for integration in demanding IC fabrication processes. Examples of such other mechanical properties include hardness, modulus, blanket film cracking limit, fracture toughness (resistance to crack propagation after a crack is initiated), dry etch rate, and cracking propagation velocity. Hardness and modulus are well defined within the art and will not be discussed in detail herein. Measures of film hardness and modulus presented herein may be made with any suitable apparatus including a nano-indentation device. In the context of the present invention, a desirable modulus range is higher than about 3 GPa, preferably higher than about 6 GPa, and most preferably in the range of between about 8 and 15 GPa.
One manifestation of residual tensile stress in a film is cracking. A film's cracking threshold is a measure of the thickness of the film on a blank substrate (e.g., a flat 200 mm wafer) that can be deposited without forming a crack. In a typical experiment, the dielectric film is deposited to various thicknesses using a single set of process conditions. The resulting wafer (with dielectric layer) is set aside without disturbance for a period of time (e.g., one day) and examined for cracks. The greatest thickness at which no crack is observed is the cracking threshold. For many processes, the cracking threshold is measured in μm. For the purposes of this invention, the cracking threshold is greater than about 3 μm. Most preferably, the cracking threshold is greater than about 5 μm.
As indicated, both process optimization and precursor selection can have strong effects on the material properties of the film. Precursors of interest should be carbon rich and, in some embodiments, contain some degree of unsaturation (e.g., at least one carbon-carbon triple bond or double bond). Carbon may be provided in the form of alkyl groups, alkene groups (containing at least one carbon-carbon double bond), and alkyne groups (containing at least one carbon-carbon triple bond) for example. For many applications, it will be desirable to choose at least one precursor that has at least one carbon-carbon triple bond. Precursors having any of these enumerated properties may be used alone (in a process gas having a single precursor) or in combination with other precursors.
Examples of precursors for CDO dielectrics include silane (in combination with a carbon containing precursor), alkylsilanes (e.g., trimethylsilane, and tetramethylsilane), alkoxysilanes (e.g., methyltriethoxysilane (MTEOS), methyltrimethoxysilane (MTMOS) diethoxymethylsilane (DEMS), methyldimethoxysilane (MDMOS), trimethylmethoxysilane (TMMOS) and dimethyldimethoxysilane (DMDMOS)), linear siloxanes (e.g., diethoxymethylsilane), cyclic siloxanes (e.g. alkylcyclotetrasiloxanes such as octamethylcyclotetrasiloxane (OMCTS) and tetramethylcyclotetrasiloxane (TMCTS)), and various compounds with silyl groups. Note that one example of a silane is di-tert-butylsilane. In each class of compounds, the precursor may be entirely unsaturated or it may include one or more carbon-carbon triple bonds or double bonds.
Because the CDO film is to include carbon-carbon triple bonds or double bonds (or derivative forms of these), a precursor then preferably includes at least one carbon-carbon triple bond or double bond. Precursors having carbon-carbon triple bonds or double bonds may be found in various classes of compound including, for example, silanes having at least one hydrocarbon group with a carbon-carbon double bond and at least one alkyl group or at least one oxy-hydrocarbon group, silanes having at least one hydrocarbon group with a carbon-carbon triple bond and at least one alkyl group or at least one oxy-hydrocarbon group, bis(alkylsilyl)acetylenes, bis(alkylsilyl)ethylenes, and siloxanes having pendant hydrocarbon groups with a carbon-carbon triple bond or double bond. Several silicon-containing hydrocarbons (with or without oxygen) have been identified as potential precursors that may be used in a deposition process to form CDO films of low stress having low dielectric constants. These include the following:
Ethynyltrimethylsilane (SiC5H10): ETMS, also known as trimethylsilaneacetylene (TMSA), (CH3)3Si—C≡C—H
Propargyltrimethylsilane (SiC6H12): PTMS, (CH3)3Si—CH2—C≡C—H
Propargyloxytrimethylsilane (SiC6H12O): POTMS, (CH3)3Si—O—CH2—C≡C—H
Bis(trimethylsilyl)acetylene (Si2C8H18): BTMSA, (CH3)3Si—C≡C—Si(CH3)3
1,3-Diethynyltetramethyldisiloxane (Si2C8H14O): DTDS, HC≡C—Si(CH3)2—O—Si(CH3)2—C≡C—H
1,3-Divinyltetramethyldisiloxane (Si2C8H18O): DVDS, H2C═CH—Si(CH3)2—O—Si(CH3)2—CH═CH2
Vinyltrimethylsilane (SiC5H12): VTMS, (CH3)3Si—CH═CH2
Vinylmethyldimethoxysilane (SiC5H12O2): VMDMOS, (CH3O)2(CH3)Si—CH═CH2
Dimethylmethoxysilaneacetylene (SiC5H11O): DMMOSA, (CH3O)(CH3)2Si—C≡CH
Methyldimethoxysilaneacetylene (SiC5H11O): MDMOSA, (CH3O)2(CH3)Si—C≡CH
Dimethylethoxysilaneacetylene (SiC6H13O): DMEOSA, (C2H5O)(CH3)2Si—C≡CH
Methyldiethoxysilaneacetylene (SiC7H15O2): MDEOSA, (C2H5O)2(CH3)Si—C≡CH
Ethyldiethoxysilaneacetylene (SiC8H17O2): EDEOSA, (C2H5O)2(C2H5)Si—C≡CH
Dimethylsilane-diacetylene (SiC6H8): DMSDA, (CH3)2Si(C≡CH)2
Methylsilane-triacetylene (SiC7H6): MSTA, (CH3)Si(C≡CH)3
Tetraacetylene Silane (SiC8H4): TAS, Si(C≡CH)4
Divinyldimethylsilane (SiC6H12): DVDMS, (CH3)2Si(CH═CH2)2
The functional groups are C═C (double bonds) and C≡C (triple bonds) which may be pendent or embedded within other functionalities. Preferably, the desired functional group in the precursor(s) is the C≡C (triple bonds). During deposition, these special functional groups become integrated in the CDO film on the substrate. Rigid C≡C and/or C═C bonds, and their derivative bonding structures through crosslinking with Si, O, and C, when embedded in the CDO film, strengthen the material matrix and alter Si—O—Si backbone structure of CDO films, resulting in a more rigid lattice, thus lowering the tensile stress of the CDO film. As presented below, the incorporation of C═C and C≡C bond and their derivative forms within the Si—O—Si structure was observed by FTIR and other analytical methods.
As mentioned, such films may be formed from a single carbon-containing precursor or multiple precursors in combination. Obviously, if a single precursor is used, then it must contain at least one carbon-carbon triple or double bond, and more preferably at least one carbon-carbon triple bond. But if multiple precursors are used in combination, it is not necessary for each of them to include an unsaturated group. Various primary precursors may be employed which have no double bonds or triple bonds.
In some embodiments employing multiple precursors, a secondary precursor is introduced for the sole purpose of providing double bonded or triple bonded hydrocarbon molecules. Many of these are relatively small molecules having 2 to 6 carbon atoms and one or more carbon-carbon double bonds or carbon-carbon triple bonds. Specific examples include C3H4: CH3—C≡C—H, C2H2: H—C≡C—H, C2H4: CH2═CH2, C3H6: CH2═CH—CH3, C3H4: CH2═C═CH2, and cyclopropene (C3H4). Other potential candidates for secondary precursors are silicon-containing hydrocarbons, or oxygen-containing hydrocarbons. The hydrocarbon groups for the CDO film (including groups containing carbon-carbon double bonds and triple bonds) may come from either the precursor chemical(s) or the carrier gas, as indicated.
The precursor, in liquid or gaseous form, is one component of the process chemicals employed during deposition. The process chemicals are those gases or liquids introduced into a reactor, such as a chemical vapor deposition (CVD) reactor, to allow deposition of the CDO film. Generally, the process gases will include at least a carrier gas and one or more precursor gases/liquids introduced to the reaction chamber via the carrier gas.
Additionally, one or more strong oxidizers are added (see definition of strong oxidizer above.) Some possible oxidizers include molecular oxygen (O2), ozone (O3), nitrous oxide (N2O), water (H2O), and hydrogen peroxide (H2O2). However, in preferred embodiments of the invention, the oxidizer is O2 or H2O2.
Generally, the carrier gas is provided in much greater volumes than the precursor chemical(s). It is used as a delivery vehicle and a means for sweeping precursor materials and byproducts through the reactor. Carbon dioxide is preferred for many applications of this invention.
Some specific examples of process gases include the following.
The present invention can be implemented in many different types of apparatus, such as chemical vapor deposition (CVD) reactors and spin-coating systems. Generally, the apparatus will include one or more chambers or “reactors” (sometimes including multiple stations) that house one or more wafers and are suitable for wafer processing. Each chamber may house one or more wafers for processing. The one or more chambers maintain the wafer in a defined position or positions (with or without motion within that position, e.g. rotation, vibration, or other agitation). In one embodiment, a wafer undergoing dielectric deposition is transferred from one station to another within the reactor during the process. While in process, each wafer is held in place by a pedestal, wafer chuck and/or other wafer holding apparatus. For certain operations in which the wafer is to be heated, the apparatus may include a heater such a heating plate. In a preferred embodiment of the invention, a PE-CVD (Plasma Enhanced Chemical Vapor Deposition) system may be used as well as, for example, an HDP CVD (High Density Plasma Chemical Vapor Deposition) system.
Within the reactor, a wafer pedestal 518 supports a substrate 516. The pedestal typically includes a chuck, a fork, or lift pins to hold and transfer the substrate during and between the deposition reactions. The chuck may be an electrostatic chuck, a mechanical chuck or various other types of chuck as are available for use in the industry and/or research.
The process gases are introduced via inlet 512. Multiple source gas lines 510 are connected to manifold 508. The gases may be premixed or not. Appropriate valving and mass flow control mechanisms are employed to ensure that the correct gases are delivered during the deposition and plasma treatment phases of the process. In case the chemical precursor(s) is delivered in the liquid form, liquid flow control mechanisms are employed. The liquid is then vaporized and mixed with other process gases during its transportation in a manifold heated above its vaporization point before reaching the deposition chamber.
Process gases exit chamber 500 via an outlet 522. A vacuum pump 526 (e.g., a one or two stage mechanical dry pump and/or a turbomolecular pump) typically draws process gases out and maintains a suitably low pressure within the reactor by a close loop controlled flow restriction device, such as a throttle valve or a pendulum valve.
Various deposition techniques may be employed to form the CDO dielectric materials of this invention. These include various other forms of chemical vapor deposition (CVD) including plasma enhanced CVD (PECVD), thermal CVD, low pressure CVD (LPCVD), and high-density plasma CVD (HDP CVD). HDP CVD of dielectric materials is described in various sources including U.S. patent application Ser. No. 09/996,619, filed Nov. 28, 2001 by Atiye Bayman et al. and titled “Gap Fill for High Aspect Ratio Structures”, which is incorporated herein by reference for all purposes. Additionally, other techniques such as spin on techniques and deposition from supercritical solutions may be employed. But for many applications of this invention, a plasma based CVD process is employed.
Generally, the deposition conditions need to be optimized to promote the crosslinking of incorporated bonds. Without this crosslinking, the film mechanical strength will generally be low due to the fact that an increase in content of methyl group CH3 as a terminating group in the CDO film will reduce the bonding density per volume thus the bonding integrity of the film. With crosslinking, the Si—O—Si matrix structure is strengthened. As a result, the mechanical strength, or the fracture toughness, of the as deposited CDO film will be high.
Compositional bonds formed in CDO film of particular interest to this invention include Si—CH2—Si, Si—C≡C—Si, Si—C≡CH, Si—CH═CH—Si, Si—CH═CH2, Si—CH2—CH2—Si and other derivatives of these bonds due to Si, C or O crosslinking, such as Si—O—C≡C—Si, Si—O—CH═CH—Si, Si—C(—H, —OSi)—CH2—Si, etc. It is noted that the chemical bond length and angle varies with the degree of saturation and crosslinking. Nominal bond length of the C—C bond is ˜1.5 Å, that of the C═C bond is ˜1.3 Å, that of the C≡C bond is ˜1.2 Å, and that of the C—O bond is ˜1.1 Å while the nominal bond length of the Si—O bond is ˜1.6 Å and that of the Si—C bond is ˜1.9 Å. It is evident that the incorporation of C≡C bond and its derivatives (C═C, C—C) and their crosslinking within the CDO film will greatly influence the Si—O—Si matrix structure. More specifically, the Si—O—Si bond angle will change significantly as the desired C related bonds are incorporated and crosslinked. Since the Si—O—Si matrix is the backbone structure of the CDO film, the change in Si—O—Si bond angle will alter the structural mismatch between the as deposited CDO film and the substrate, hence the intrinsic stress of the CDO film. Experimental data shown below will discuss the variation of the Si—O—Si bond angle as CDO film stress lowers in more detail.
As discussed above, intrinsic stress can be reduced by incorporating C≡C bonds and their derivatives and promoting cross-linking/bridging in the CDO film. Due to the highly reactive nature of carbon-carbon triple bond, there is abundant incorporation of C≡C bond in the as deposited CDO film. If it is desired to further enhance incorporation and crosslinking within the CDO film, ion bombardment is increased during the PECVD deposition. Process conditions that increase ion bombardment may be chosen to increase one or both of (a) the mean energy of ion striking the substrate and (b) the flux of ions reaching the substrate. Physically, these results may be achieved by selecting process conditions that accomplish one of the following: (i) increasing the mean free path of the ions in the plasma, (ii) reducing the distance that an ion must travel before striking the substrate, and (iii) increasing the mean energy or momentum of the ions that strike the substrate surface.
To increase the momentum or energy of ions striking the substrate surface, at least two different process conditions may be manipulated. First, using a dual-frequency reactor of the type described below, one can increase the relative amount of the low frequency component of the RF energy supplied to the reactor. This has the effect of increasing the length of time in a given oscillation during which ions are accelerated in a single direction (toward the wafer surface). Because the ions are exposed to a field in this direction for a longer period of time, they can accelerate to higher speeds and hence strike the substrate with greater momentum. Second, one can pulse the high frequency component of the RF power to accomplish a similar result.
As is well known in the art, in general, high frequency components of the RF power delivered to a reactor control the plasma density and low frequency components produce ion bombardment of the film. The high and low frequency components can be provided at any of a number of suitable frequencies. In a typical process, the LF component is provided in a frequency range of about 100 to 600 kHz, more preferably about 200-500 kHz and the High Frequency HF component is generally between 2-60 MHz. In a preferred embodiment, the LF component is about 400 kHz and the HF component is 13.156 MHz. In terms of power, the HF component is typically supplied at between about 100-3000 W, while the LF power ranges typically between about 50-2000 W.
In one embodiment, the low frequency component of delivered RF power is between about 0 and 90 percent of the total power, and more preferably between about 0 and 50 percent of the total power. The optimal value will vary depending upon the mean free path of the ions and the various conditions that impact mean free path. In a specific example using a Vector™ reactor, produced by Novellus Systems of San Jose, Calif., with four showerheads are used, the total power delivered is about 2000 Watts on four 300 mm wafers or about 0.7 W/cm2 in area density. In a second process example, a Sequel™ reactor, produced by Novellus Systems of San Jose, Calif., with six showerheads, the total power delivered is about 1200 Watts on six 200 mm wafers or about 0.6 W/cm2 in area density.
Another method that may be used to increase ion bombardment during film deposition is to alter the deposition pressure. This simply increases the mean free path of ions in the deposition chamber. In one embodiment of the invention the deposition pressure is maintained at a pressure of between about 0.1 to 20 Torr, more preferably in the range of about 2.5-10 Torr.
Still another adjustment that may be used involves varying showerhead gap, defined as the distance between the showerhead and the thermal block on which the substrate is located. This varies the distance that an ion must travel before striking the substrate. The ideal gap depends on the type of reactor employed and the process conditions. For many situations, the gap is preferably between about 0.5 and 10 centimeters. For the Vector™ and Sequel™ reactors described above, the gap is about 2.5 cm.
Process optimization also includes setting the proper flow rates of the various compounds in the process gases. Note that the flow rates are chosen depending upon the amount of surface area to be covered. One can certainly scale the flow rates chosen depending upon variations in the area to be deposited, including in situations where the reactor employs fewer or greater number of wafers and possibly employs 300 mm wafers as opposed to 200 mm wafers. For the Novellus reactors described above, preferred total precursor flow rate is between about 0.5 to 10 ccm (liquid), more preferably between 2-3 ccm.
Conditions that reduce intrinsic stress generally enhance/promote the incorporation of desired bonding structures in the as deposited CDO films. However, while a certain concentration of the carbon content in form of Si—CH3, C═C and/or C≡C or their derivative forms is essential to minimize the film stress, too high a carbon content in the CDO film will have a negative impact on its integration properties, especially its dry etching rate. Also, the incorporation of C≡C bonds causes a degradation of optical properties, which may be undesirable in certain applications.
In order to optimize the above process for improving dry etching rate and optical properties, the flow rate of the strong oxidizer is varied. Generally, the flow rate for the strong oxidizer ranges broadly between about 50 to 500 sccm (gas). In other preferred embodiments, the strong oxidizer flow rate ranges between about 50-300 sccm or, more preferably, between 100-300 sccm. For many of the process examples described below, where O2 is used as the precursor, the most preferable strong oxidizer flow rate is about 150-200 sccm. Additionally, the flow rate of the carrier gas ranges broadly between about 50-10000 sccm and more preferably between about 3000-8000 sccm.
As mentioned above, optical properties of a CDO film may degrade if the concentration of C≡C bonds is too high. Of primary importance are the optical properties at 248 nm and 193 nm, which are UV frequencies employed when using patterning lithography to build complex integrated circuits. The effect on the refractive index (RI) is illustrated in
Another important optical property of a CDO film is extinction coefficient, which is plotted in
In general, however, a low extinction coefficient is preferred.
Another important integration property in a CDO film is the ability to survive a wet cleaning process during IC manufacturing. The wet clean process is typically applied after via or trench dry etching processes. If the film has a poor resistance to the cleaning agent, it will flake off during the cleaning process, which is undesirable in many applications.
However, the addition of a strong oxidizer during the formation of the film has a beneficial effect on a film's ability to survive wet cleaning. To study the film stability during wet cleaning, a wet etch study was conducted on 5000 Å films using a buffered HF solution. Bath conditions were as follows: the temperature was 24.5 C; the buffered HF ratio was 7:1; and the wet etching time for each wafer was 1 min. Each wafer was cleaned in a freshly prepared wet etch bath to avoid bath aging effects. The control film was formed using a process known to have poor wet etching resistance leading to peeling or flaking. Three CDO films prepared according to a preferred embodiment of the above method using TMSA+CO2+O2 were tested. The results are shown on table 1 below.
Wet Etch Rate
LS CDO w/O2 = 0 sccm
LS CDO w/O2 = 200 sccm
LS CDO w/O2 = 500 sccm
It is clear from the above results that low O2 flow rates provide superior wet etch resistance, which implies similar performance in a wet cleaning process with similar chemistry. However, further increases in the O2 flow rate cause a degradation in film performance. In fact, at 500 sccm of O2, the film's wet etch resistance has degraded to the level of the control film, making it unsuitable for many applications. However, for the preferred O2 flow rates used to optimize dry etch rate and optical properties (i.e. 50-200 sccm), excellent wet etch resistance is achieved.
It is important to note that the other film properties of a low stress CDO film are not compromised by optimizing integration properties. This is illustrated by
Further, the electrical performance of CDO films formed according to preferred embodiments of the above method is not negatively impacted either.
This invention broadly applies to deposition of low-k low residual stress CDO dielectric materials on any substrate type. In many cases, however, the CDO dielectric materials will be used in integrated circuits or other electronic devices. A preferred use for the CDO films of this invention is for interlayer dielectric (ILD) applications (including both interlevel dielectrics (between active devices and the first metallization layer and intermetal dielectrics (“IMD” between adjacent metallization layers)). In these applications, the CDO films serve to replace conventional silicon dioxide or fluorinated silica glass (FSG) materials. Examples of non-ILD applications include barrier and etch-stop (ES) layers, antireflective layers (ARL), hardmask layers, etc.
The ultimate thickness of a CDO dielectric film produced in accordance with this invention depends upon the application. For example, the final thickness for an interlayer dielectric or packaging application may range from 400 Angstroms to about 2 to 3 micrometers (μm). In some cases, extra thickness is required to provide some amount of sacrificial dielectric to accommodate a subsequent planarization step.
In a preferred embodiment, the CDO films produced in accordance with this invention are used in multiple metallization layers. Such devices may have, for example, five or more metallization layers and five or more associated CDO films.
While this invention has been described in terms of certain embodiments, there various alterations, modifications, permutations, and substitute equivalents, which fall within the scope of this invention. It should also be noted that there are many alternative ways of implementing the methods and apparatuses of the present invention. Further, there are numerous applications of the present invention, both inside and outside the integrated circuit fabrication arena. It is therefore intended that the following appended claims be interpreted as including all such alterations, modifications, permutations, and substitute equivalents as fall within the true spirit and scope of the present invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4357451||Aug 28, 1981||Nov 2, 1982||Phillips Petroleum Company||Chemical dehydroxylation of silica|
|US4882008||Jul 8, 1988||Nov 21, 1989||Texas Instruments Incorporated||Dry development of photoresist|
|US4885262||Mar 8, 1989||Dec 5, 1989||Intel Corporation||Chemical modification of spin-on glass for improved performance in IC fabrication|
|US5504042||Jun 23, 1994||Apr 2, 1996||Texas Instruments Incorporated||Porous dielectric material with improved pore surface properties for electronics applications|
|US5686054||May 16, 1995||Nov 11, 1997||Wacker-Chemie Gmbh||Process for the silylation of inorganic oxides|
|US5700844||Apr 9, 1996||Dec 23, 1997||International Business Machines Corporation||Process for making a foamed polymer|
|US5789027||Nov 12, 1996||Aug 4, 1998||University Of Massachusetts||Method of chemically depositing material onto a substrate|
|US5849640||Apr 1, 1996||Dec 15, 1998||Vanguard International Semiconductor Corporation||In-situ SOG etchback and deposition for IMD process|
|US5851715||Jun 18, 1997||Dec 22, 1998||Wacker-Chemie Gmbh||Process for the silylation of inorganic oxides|
|US5858457||Sep 25, 1997||Jan 12, 1999||Sandia Corporation||Process to form mesostructured films|
|US5920790||Aug 29, 1997||Jul 6, 1999||Motorola, Inc.||Method of forming a semiconductor device having dual inlaid structure|
|US6140252||May 5, 1998||Oct 31, 2000||Texas Instruments Incorporated||Porous dielectric material with improved pore surface properties for electronics applications|
|US6149828||May 5, 1997||Nov 21, 2000||Micron Technology, Inc.||Supercritical etching compositions and method of using same|
|US6171661||Feb 25, 1998||Jan 9, 2001||Applied Materials, Inc.||Deposition of copper with increased adhesion|
|US6177329||Apr 15, 1999||Jan 23, 2001||Kurt Pang||Integrated circuit structures having gas pockets and method for forming integrated circuit structures having gas pockets|
|US6232658 *||Jun 30, 1999||May 15, 2001||Lsi Logic Corporation||Process to prevent stress cracking of dielectric films on semiconductor wafers|
|US6258735||Oct 5, 2000||Jul 10, 2001||Applied Materials, Inc.||Method for using bypass lines to stabilize gas flow and maintain plasma inside a deposition chamber|
|US6268276||Dec 21, 1998||Jul 31, 2001||Chartered Semiconductor Manufacturing Ltd.||Area array air gap structure for intermetal dielectric application|
|US6270846||Mar 2, 2000||Aug 7, 2001||Sandia Corporation||Method for making surfactant-templated, high-porosity thin films|
|US6271273||Oct 10, 2000||Aug 7, 2001||Shipley Company, L.L.C.||Porous materials|
|US6306564||May 27, 1998||Oct 23, 2001||Tokyo Electron Limited||Removal of resist or residue from semiconductors using supercritical carbon dioxide|
|US6312793||May 26, 1999||Nov 6, 2001||International Business Machines Corporation||Multiphase low dielectric constant material|
|US6329017||Oct 4, 1999||Dec 11, 2001||Battelle Memorial Institute||Mesoporous silica film from a solution containing a surfactant and methods of making same|
|US6329062||Feb 29, 2000||Dec 11, 2001||Novellus Systems, Inc.||Dielectric layer including silicalite crystals and binder and method for producing same for microelectronic circuits|
|US6331480||Feb 18, 1999||Dec 18, 2001||Taiwan Semiconductor Manufacturing Company||Method to improve adhesion between an overlying oxide hard mask and an underlying low dielectric constant material|
|US6340628||Dec 12, 2000||Jan 22, 2002||Novellus Systems, Inc.||Method to deposit SiOCH films with dielectric constant below 3.0|
|US6365266||Mar 3, 2000||Apr 2, 2002||Air Products And Chemicals, Inc.||Mesoporous films having reduced dielectric constants|
|US6365528||Jun 7, 2000||Apr 2, 2002||Lsi Logic Corporation||Low temperature process for forming a low dielectric constant fluorine and carbon-containing silicon oxide dielectric-material characterized by improved resistance to oxidation and good gap-filling capabilities|
|US6383466||Dec 28, 1998||May 7, 2002||Battelle Memorial Institute||Method of dehydroxylating a hydroxylated material and method of making a mesoporous film|
|US6383955||Jun 7, 1999||May 7, 2002||Asm Japan K.K.||Silicone polymer insulation film on semiconductor substrate and method for forming the film|
|US6386466||Apr 11, 2000||May 14, 2002||Disco Corporation||Cleaning apparatus|
|US6387453||Mar 2, 2000||May 14, 2002||Sandia Corporation||Method for making surfactant-templated thin films|
|US6391932||Aug 8, 2000||May 21, 2002||Shipley Company, L.L.C.||Porous materials|
|US6392017||Aug 4, 2000||May 21, 2002||Heska Corporation||Parasitic helminth DiAg2 proteins and uses thereof|
|US6407013||Jan 16, 2001||Jun 18, 2002||Taiwan Semiconductor Manufacturing Co., Ltd||Soft plasma oxidizing plasma method for forming carbon doped silicon containing dielectric layer with enhanced adhesive properties|
|US6413583||Jun 22, 1999||Jul 2, 2002||Applied Materials, Inc.||Formation of a liquid-like silica layer by reaction of an organosilicon compound and a hydroxyl forming compound|
|US6420441||Dec 10, 1999||Jul 16, 2002||Shipley Company, L.L.C.||Porous materials|
|US6444715||Jun 6, 2000||Sep 3, 2002||Honeywell International Inc.||Low dielectric materials and methods of producing same|
|US6455417||Jul 5, 2001||Sep 24, 2002||Taiwan Semiconductor Manufacturing Co., Ltd.||Method for forming damascene structure employing bi-layer carbon doped silicon nitride/carbon doped silicon oxide etch stop layer|
|US6479374||Apr 1, 1999||Nov 12, 2002||Asahi Kasei Kabushiki Kaisha||Method of manufacturing interconnection structural body|
|US6500770||Apr 22, 2002||Dec 31, 2002||Taiwan Semiconductor Manufacturing Company, Ltd||Method for forming a multi-layer protective coating over porous low-k material|
|US6548113||Nov 9, 2000||Apr 15, 2003||Pacific Northwest Division||Vacuum/gas phase reactor for dehydroxylation and alkylation of porous silica|
|US6566278||Aug 24, 2000||May 20, 2003||Applied Materials Inc.||Method for densification of CVD carbon-doped silicon oxide films through UV irradiation|
|US6572925||Feb 23, 2001||Jun 3, 2003||Lsi Logic Corporation||Process for forming a low dielectric constant fluorine and carbon containing silicon oxide dielectric material|
|US6573030||Jun 8, 2000||Jun 3, 2003||Applied Materials, Inc.||Method for depositing an amorphous carbon layer|
|US6576345||Nov 30, 2000||Jun 10, 2003||Novellus Systems Inc||Dielectric films with low dielectric constants|
|US6596467||Sep 8, 2001||Jul 22, 2003||Shipley Company, L.L.C.||Electronic device manufacture|
|US6596654||Nov 28, 2001||Jul 22, 2003||Novellus Systems, Inc.||Gap fill for high aspect ratio structures|
|US6610362||Nov 20, 2000||Aug 26, 2003||Intel Corporation||Method of forming a carbon doped oxide layer on a substrate|
|US6632478||Feb 22, 2001||Oct 14, 2003||Applied Materials, Inc.||Process for forming a low dielectric constant carbon-containing film|
|US6662631||Jul 12, 2002||Dec 16, 2003||Interuniversitair Microelektronica Centrum||Method and apparatus for characterization of porous films|
|US6667147||Nov 7, 2002||Dec 23, 2003||Shipley Company, L.L.C.||Electronic device manufacture|
|US6677251||Jul 29, 2002||Jan 13, 2004||Taiwan Semiconductor Manufacturing Co., Ltd||Method for forming a hydrophilic surface on low-k dielectric insulating layers for improved adhesion|
|US6715498||Sep 6, 2002||Apr 6, 2004||Novellus Systems, Inc.||Method and apparatus for radiation enhanced supercritical fluid processing|
|US6756085||Jul 21, 2003||Jun 29, 2004||Axcelis Technologies, Inc.||Ultraviolet curing processes for advanced low-k materials|
|US6797643||Oct 23, 2002||Sep 28, 2004||Applied Materials Inc.||Plasma enhanced CVD low k carbon-doped silicon oxide film deposition using VHF-RF power|
|US6805801||Mar 13, 2002||Oct 19, 2004||Novellus Systems, Inc.||Method and apparatus to remove additives and contaminants from a supercritical processing solution|
|US6812043||Apr 25, 2002||Nov 2, 2004||Taiwan Semiconductor Manufacturing Co., Ltd.||Method for forming a carbon doped oxide low-k insulating layer|
|US6815373||Apr 16, 2002||Nov 9, 2004||Applied Materials Inc.||Use of cyclic siloxanes for hardness improvement of low k dielectric films|
|US6831284||Nov 21, 2002||Dec 14, 2004||Applied Materials, Inc.||Large area source for uniform electron beam generation|
|US6846380||Jun 13, 2002||Jan 25, 2005||The Boc Group, Inc.||Substrate processing apparatus and related systems and methods|
|US6848458||Feb 5, 2002||Feb 1, 2005||Novellus Systems, Inc.||Apparatus and methods for processing semiconductor substrates using supercritical fluids|
|US6849549||Dec 4, 2003||Feb 1, 2005||Taiwan Semiconductor Manufacturing Co., Ltd||Method for forming dummy structures for improved CMP and reduced capacitance|
|US6867086 *||Mar 13, 2003||Mar 15, 2005||Novellus Systems, Inc.||Multi-step deposition and etch back gap fill process|
|US6903004 *||Dec 16, 2003||Jun 7, 2005||Freescale Semiconductor, Inc.||Method of making a semiconductor device having a low K dielectric|
|US6914014||Jan 13, 2003||Jul 5, 2005||Applied Materials, Inc.||Method for curing low dielectric constant film using direct current bias|
|US6943121||Nov 21, 2002||Sep 13, 2005||Intel Corporation||Selectively converted inter-layer dielectric|
|US7018918||Nov 3, 2003||Mar 28, 2006||Intel Corporation||Method of forming a selectively converted inter-layer dielectric using a porogen material|
|US7087271||Jun 28, 2002||Aug 8, 2006||Postech Foundation||Method for preparing low dielectric films|
|US7094713||Jun 2, 2004||Aug 22, 2006||Novellus Systems, Inc.||Methods for improving the cracking resistance of low-k dielectric materials|
|US7098149||Mar 4, 2003||Aug 29, 2006||Air Products And Chemicals, Inc.||Mechanical enhancement of dense and porous organosilicate materials by UV exposure|
|US7241704||Aug 27, 2004||Jul 10, 2007||Novellus Systems, Inc.||Methods for producing low stress porous low-k dielectric materials using precursors with organic functional groups|
|US20020001973||Apr 24, 2001||Jan 3, 2002||Hui-Jung Wu||Use of multifunctional si-based oligomer/polymer for the surface modification of nanoporous silica films|
|US20020016085||Jul 10, 2001||Feb 7, 2002||Kegang Huang||Method and apparatus for treating low k dielectric layers to reduce diffusion|
|US20020034626||Apr 18, 2001||Mar 21, 2002||Jun Liu||Mesoporous silica film from a solution containing a surfactant and methods of making same|
|US20020064341||Nov 26, 2001||May 30, 2002||Fauver Mark E.||Micro-fabricated optical waveguide for use in scanning fiber displays and scanned fiber image acquisition|
|US20020106500||Sep 14, 2001||Aug 8, 2002||Ralph Albano||Plasma curing process for porous low-k materials|
|US20020123240||Nov 30, 2001||Sep 5, 2002||Shipley Company, L.L.C.||Electronic device manufacture|
|US20020132496||Feb 8, 2002||Sep 19, 2002||Ball Ian J.||Ultra low-k dielectric materials|
|US20020141024||Jan 3, 2002||Oct 3, 2002||Wolfgang Retschke||Direct pattern writer|
|US20020192980||Apr 12, 2002||Dec 19, 2002||Hogle Richard A.||Methods for forming low-k dielectric films|
|US20030064607||Sep 29, 2001||Apr 3, 2003||Jihperng Leu||Method for improving nucleation and adhesion of CVD and ALD films deposited onto low-dielectric-constant dielectrics|
|US20030066544||Nov 15, 2002||Apr 10, 2003||International Business Machines Corporation||Apparatus and process for supercritical carbon dioxide phase processing|
|US20030111263||Nov 8, 2002||Jun 19, 2003||International Business Machines Corporation||Porous low-k dielectric interconnects with improved adhesion produced by partial burnout of surface porogens|
|US20030119307||Jul 16, 2002||Jun 26, 2003||Applied Materials, Inc.||Method of forming a dual damascene structure|
|US20030157248||Nov 21, 2002||Aug 21, 2003||Watkins James J.||Mesoporous materials and methods|
|US20030198895||Mar 4, 2003||Oct 23, 2003||Toma Dorel Ioan||Method of passivating of low dielectric materials in wafer processing|
|US20030224156||May 30, 2002||Dec 4, 2003||Kirner John Francis||Low dielectric materials and methods for making same|
|US20040018717||Jun 23, 2003||Jan 29, 2004||International Business Machines Corporation||Porous low-k dielectric interconnects with improved adhesion produced by partial burnout of surface porogens|
|US20040069410||Sep 3, 2003||Apr 15, 2004||Farhad Moghadam||Cluster tool for E-beam treated films|
|US20040096586||Nov 15, 2002||May 20, 2004||Schulberg Michelle T.||System for deposition of mesoporous materials|
|US20040096593||Jul 21, 2003||May 20, 2004||Lukas Aaron Scott||Non-thermal process for forming porous low dielectric constant films|
|US20040096672||Nov 14, 2002||May 20, 2004||Lukas Aaron Scott||Non-thermal process for forming porous low dielectric constant films|
|US20040099952||Nov 21, 2002||May 27, 2004||Goodner Michael D.||Formation of interconnect structures by removing sacrificial material with supercritical carbon dioxide|
|US20040101633||Nov 22, 2002||May 27, 2004||Applied Materials, Inc.||Method for forming ultra low k films using electron beam|
|US20040102031||Nov 21, 2002||May 27, 2004||Kloster Grant M.||Low-K dielectric structure and method|
|US20040102032||Nov 3, 2003||May 27, 2004||Kloster Grant M.||Selectively converted inter-layer dielectric|
|US20040161532||Feb 18, 2003||Aug 19, 2004||Kloster Grant M||Bonding a metal component to a low-k dielectric material|
|US20040170760 *||Feb 28, 2003||Sep 2, 2004||Meagley Robert P.||Forming a dielectric layer using a hydrocarbon-containing precursor|
|US20040185679 *||Mar 21, 2003||Sep 23, 2004||Ott Andrew W.||Forming a dielectric layer using porogens|
|US20040213911||Mar 30, 2004||Oct 28, 2004||Semiconductor Leading Edge Technologies, Inc.||Method for forming porous film|
|US20040249006||Jul 22, 2003||Dec 9, 2004||Gleason Karen K.||Porous material formation by chemical vapor deposition onto colloidal crystal templates|
|US20050064698||Sep 19, 2003||Mar 24, 2005||Hui-Lin Chang||Two step post-deposition treatment of ILD layer for a lower dielectric constant and improved mechanical properties|
|US20050095840||Sep 15, 2004||May 5, 2005||Bhanap Anil S.||Repairing damage to low-k dielectric materials using silylating agents|
|WO2003005429A1 *||Jun 28, 2002||Jan 16, 2003||Sang-Ki Kwak||Method for preparing low dielectric films|
|1||"Shipley Claims Porous Low K Dielectric Breakthrough," Press Release Mar. 17, 2003.|
|2||Allowed Claims from U.S. Appl. No. 10/800,409, no date available.|
|3||Allowed Claims from U.S. Appl. No. 10/927,777, no date available.|
|4||Asoh et al., "Conditions for Fabrication of Ideally Ordered Anodic Porous Alumina Using Pretextured AI," Journal of the Electrochemica Society, 148 (4) B152-B156 (2001) pp. B152-B156.|
|5||Asoh et al., "Fabrication of Ideally Ordered Anodic Porous Alumina with 63 nm Hole Periodocity Using Sulfuric Acid," J. Vac. Sci. Technol. B 19(2), Mar./Apr. 2001, pp. 569-572.|
|6||Bandyopadhyay et al., "Method to Improve Mechanical Strength of Low-K Dielectric Film Using Modulated UV Exposure", U.S. Appl. No. 10/825,888, filed Apr. 16, 2004.|
|7||Bhadri N. Varadarajan, "Tensile Silicon Nitride-P1264 NESL", C & F Study, Aug. 21, 2003.|
|8||Caluwaerts et al, "Post Patterning Meso Porosity Creation: A Potential Solution For Pore Sealing," IITC 2003.|
|9||Cho et al. "Plasma Treatments of Molecularly Templated Nanoporous Silica Films," Electrochemical and Solid-State Letters, 4 (4) G35-G38 (2001).|
|10||Cho et al., "Method and Apparatus for UV Exposure of Low Dielectric Constant Materials for Porogen Removal and Improved Mechanical Properties", Novellus Systems Inc., U.S. Appl. No. 10/800,377, filed Mar. 11, 2004, pp. 1-31.|
|11||Cho et al., "Method for Porogen Removal and Mechanical Strength Enhancement of Low-K Carbon Doped Silicon Oxide Using Low Thermal Budget Microwave Curing", U.S. Appl. No. 11/280,113, filed Nov. 15, 2005.|
|12||Cho et al., "Methods of Improving Porogen Removal and Film Mechanical Strength in Producing Ultra Low-K Carbon Doped Oxide Films Using Radical Photopolymerization", U.S. Appl. No. 10/982,654, filed Nov. 5, 2004.|
|13||Clube et al., White Paper from Holotronic Technologies SA; downloaded from www.hdotronic.com/whitepaper/fine-patt.pdf on Mar. 12, 2002.|
|14||Dhas et al., "Method of Reducing Defects in PECVD TEOS Films," Novellus Systems, Inc., U.S. Appl. No. 11/396,303, filed Mar. 30, 2006, pp. 1-21.|
|15||Draeger et al., "Creation Of Porosity In Low-K Films By Photo-Disassociation Of Imbedded Nanoparticles," U.S. Appl. No. 11/146,456, filed Jun. 6, 2005.|
|16||Fox et al., "Method For Improving Mechanical Properties Of Low Dielectric Constant Materials", U.S. Appl. No. 10/849,568, filed May 18, 2004.|
|17||Fox et al., "Methods For Producing Low-Stress Carbon-Doped Oxide Films With Improved Integration Properties", U.S. Appl. No. 10/987,208, filed Nov. 12, 2004.|
|18||Gangpadhyay et al., "The First International Surface Cleaning Workshop," Northeastern University, Nov. 11-14, 2002.|
|19||Ghani et al, "A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Silicon CMOS Transistors", IEEE, (C) 2003.|
|20||Holland et al., "Nonlithographic Technique for the Production of Large Area High Density Gridded Field Sources," J. Vac. Sci. Technol. B 17(2), Mar./Apr. 1999, pp. 580-582.|
|21||Humayun et al., "Method For Forming Porous Films By Porogen Removal Combined With In Situ Modification", U.S. Appl. No. 10/404,693, filed Mar. 31, 2003, Office Action dated Mar. 15, 2005.|
|22||Humayun et al., "Method for Forming Porous Films By Porogen Removel Combined Wtih In SITU Surface Modification", Novellus Corporation, U.S. Appl. No. 10/404,693, filed Mar. 31, 2003, pp. 1-32.|
|23||Jan, C.H., et al, 90NM Generation, 300mm Wafer Low k ILD/Cu Interconnect Technology, 2003 IEEE Interconnect Technology Conference.|
|24||Jeffrey M. Calvert and Michael K. Gallagher, Semiconductor International, 26 (12), 56 (2003).|
|25||Jin et al., "Nanoporous Silica as an Ultralow-k Dielectric," MRS Bulletin, Oct. 1997, pp. 39-42.|
|26||Justin F. Gaynor, "In-Situ Treatment of Low-K Films With a Silylating Agent After Exposure To Oxidizing Environments," U.S. Appl. No. 10/056,926, filed Jan. 24, 2002, 34 Pages.|
|27||Kelman et al., "Method for Reducing Stress in Porous Dielectric Films", U.S. Appl. No. 11/369,311, filed Mar. 6, 2006.|
|28||Masuda et al. "Highly Ordered Nanochannel-Array Architecture in Anodic Alumina," App. Phys. Lett. 71(19), Nov. 1997, pp. 2770-2772.|
|29||Meli et al., "Self-Assembled Masks for the Transfer of Nanometer-Scale Patterns into Surfaces: Characterization by AFM and LFM", Nano Letters, vol. 2, No. 2, 2002, 131-135.|
|30||Niu et al., "Methods For Improving The Cracking Resistance Of Low-K Dielectric Materials", U.S. Appl. No. 10/860,340, filed Jun. 2, 2004.|
|31||Niu et al., "Methods For Improving The Cracking Resistance Of Low-K Dielectric Materials", U.S. Appl. No. 10/860,340, Final Office Action dated Jun. 13, 2005.|
|32||Niu et al., "Methods For Improving The Cracking Resistance Of Low-K Dielectric Materials", U.S. Appl. No. 10/860,340, Office Action dated Mar. 2, 2005.|
|33||Niu et al., "Methods for Improving the Cracking Resistance of Low-K Dielectric Materials," Novellus Systems, Inc., U.S. Appl. No. 11/376,510, filed Mar. 14, 2006, pp. 1-28.|
|34||Peter Singer, "New Materials and Designs to Improve Transistor Performance", Apr. 1, 2004, Semiconductor International.|
|35||R.D. Miller et al., "Phase-Separated Inorganic-Organic Hybrids for Microelectronic Applications," MRS Bulletin, Oct. 1997, pp. 44-48.|
|36||Schulberg et al., "System for Deposition of Mesoporous Materials," U.S. Appl. No. 10/295,965, filed Nov. 15, 2002, 64 Pages.|
|37||Subramonium et al., "Pulsed PECVD Method for Modulating Hydrogen Content in Hard Mask", U.S. Appl. No. 11/318,269, filed Dec. 23, 2005.|
|38||Tipton et al., "Method for Removal of Porogens From Porous Low-K Films Using Supercritical Fluids", Novellus Systems, Inc., U.S. Appl. No. 10/672,305, filed Sep. 26, 2003, pp. 1-32.|
|39||Tipton et al., "Method For Removal Of Porogens From Porous Low-K Films Using Supercritical Fluids", U.S. Appl. No. 10/672,305, Office Action dated Mar. 22, 2005.|
|40||Tipton et al., "Method Of Porogen Removal From Porous Low-K Films Using UV Radiation", Novellus Systems, Inc., U.S. Appl. No. 10/672,311, filed Sep. 26, 2003, pp. 1-27.|
|41||Tipton et al., "Method Of Porogen Removal From Porous Low-K Films Using UV Radiation", U.S. Appl. No. 10/672,311, filed Sep. 26, 2003, Office Action dated Dec. 28, 2004.|
|42||Tipton et al., "Method Of Porogen Removal From Porous Low-K Films Using UV Radiation,", U.S. Appl. No. 10/672,311, filed Sep. 26, 2003, Office Action dated Sep. 7, 2004.|
|43||U.S. Appl. No. 10/016,017, filed Dec. 12, 2001.|
|44||U.S. Appl. No. 10/125,614, filed Apr. 18, 2002.|
|45||U.S. Appl. No. 10/202,987, filed Jul. 23, 2002.|
|46||U.S. Appl. No. 10/789,103, entitled: Methods for Producing Low-K CDO Films With Low Residual Stress, Wu et al.|
|47||U.S. Appl. No. 10/800,409, entitled: Methods for Producing Low-K CDO Films, Wu et al.|
|48||U.S. Appl. No. 10/820,525, entitled: Methods for Producing Low-K CDO Films With Low Residual Stress, Wu et al.|
|49||U.S. Notice of Allowance and Fee Due mailed Apr. 9, 2007, from U.S. Appl. No. 10//927,777.|
|50||U.S. Notice of Allowance and Fee Due mailed Dec. 19, 2006, from U.S. Appl. No. 10/800,409.|
|51||U.S. Notice of Allowance and Fee Due mailed Dec. 20, 2005, from U.S. Appl. No. 10/860,340.|
|52||U.S. Office Action dated May 22, 2007, from U.S. Appl. No. 11/376,510.|
|53||U.S. Office Action mailed Apr. 9, 2007, from U.S. Appl. No. 10/800,409.|
|54||U.S. Office Action mailed Aug. 24, 2005, from U.S. Appl. No. 10/404,693.|
|55||U.S. Office Action mailed Aug. 9, 2005, from U.S. Appl. No. 10/295,965.|
|56||U.S. Office Action mailed Dec. 20, 2005, from U.S. Appl. No. 10/672,311.|
|57||U.S. Office Action mailed Dec. 20, 2005, from U.S. Appl. No. 10/849,568.|
|58||U.S. Office Action mailed Dec. 23, 2005, from U.S. Appl. No. 10/800,409.|
|59||U.S. Office Action mailed Dec. 27, 2005, from U.S. Appl. No. 10/789,103.|
|60||U.S. Office Action mailed Feb. 28, 2006, from U.S. Appl. No. 10/404,693.|
|61||U.S. Office Action mailed Feb. 7, 2006, from U.S. Appl. No. 10/672,305.|
|62||U.S. Office Action mailed Jan. 24, 2007, from U.S. Appl. No. 10/789,103.|
|63||U.S. Office Action mailed Jan. 9, 2006, from U.S. Appl. No. 10/785,235.|
|64||U.S. Office Action mailed Jul. 12, 2006, from U.S. Appl. No. 10/672,305.|
|65||U.S. Office Action mailed Jul. 13, 2005, from U.S. Appl. No. 10/672,311.|
|66||U.S. Office Action mailed Jul. 27, 2005, from U.S. Appl. No. 10/785,235.|
|67||U.S. Office Action mailed Jun. 14, 2006, from U.S. Appl. No. 10/789,103.|
|68||U.S. Office Action mailed Jun. 15, 2006, from U.S. Appl. No. 10/800,409.|
|69||U.S. Office Action mailed Jun. 21, 2007, from U.S. Appl. No. 10/789,103.|
|70||U.S. Office Action mailed Jun. 28, 2006, from U.S. Appl. No. 10/825,888.|
|71||U.S. Office Action mailed Mar. 28, 2007, from U.S. Appl. No. 10/820,525.|
|72||U.S. Office Action mailed Mar. 29, 2006, from U.S. Appl. No. 10/800,377.|
|73||U.S. Office Action mailed May 2, 2006, from U.S. Appl. No. 10/295,965.|
|74||U.S. Office Action mailed May 2, 2006, from U.S. Appl. No. 11/050,621.|
|75||U.S. Office Action mailed May 30, 2006, from U.S. Appl. No. 10/785,235.|
|76||U.S. Office Action mailed May 31, 2006, from U.S. Appl. No. 10/849,568.|
|77||U.S. Office Action mailed Nov. 30, 2006, from U.S. Appl. No. 10/927,777.|
|78||U.S. Office Action mailed Sep. 1, 2005, from U.S. Appl. No. 10/672,305.|
|79||U.S. Office Action mailed Sep. 7, 2006, from U.S. Appl. No. 10/820,525.|
|80||U.S. Office Action mailed Sep. 8, 2006, from U.S. Appl. No. 10/404,693.|
|81||Van Bavel et al., Future Fab International, 16, (2004).|
|82||Van Den Hoek et al., "VLSI Fabrication Processes For Introducing Pores Into Dielectric Materials," U.S. Appl. No. 11/050,621, filed Jan. 31, 2005.|
|83||Varadarajan et al., "Tensile Dielectric Films Using UV Curing", U.S. Appl. No. 10/972,084, filed Oct. 22, 2004.|
|84||Varadarajan, et al., "Strained Transistor Architecture and Method", Novellus Systems, Inc., U.S. Appl. No. 10/923,259, filed Aug. 20, 2004, pp. 1-24.|
|85||Wang et al., "Plasma Detemplating And Silanol Capping Of Porous Dielectric Films", U.S. Appl. No. 10/785,235, filed Feb. 23, 2004.|
|86||Watkins et al., "Mesoporous Materials and Methods," U.S. Appl. No. 10/301,013, filed Nov. 21, 2002, 34 Pages.|
|87||Wu et al., "Method and Apparatus of UV Exposure of Low Dielectric Constant Materials for Porogen Removal and Improved Mechanical Properties", Novellus Systems, Inc., U.S. Appl. No. 10/807,680, filed Mar. 23, 2004, pp. 1-34.|
|88||Wu et al., "Methods for Fabricating High Hardness/Modules Low Dielectric Constant Materials," Novellus Systems, Inc., U.S. Appl. No. 11/369,658,filed Mar. 6, 2006.|
|89||Wu et al., "Methods for Improving Performance of ODC Films with Dielectric Constant < 4.0," Novellus Systems, Inc., U.S. Appl. No. 11/693,661, filed Mar. 29, 2007, p. 1-46.|
|90||Wu et al., "Methods For Producing Low Stress Porous Low-K Dielectric Materials Using Precursors With Organic Functional Groups", U.S. Appl. No. 10/927,777, filed Aug. 27, 2004.|
|91||Wu et al., "PECVD Methods for Producing Ultra Low-K Dielectric Films Using UV Treatment," Novellus Systems, Inc., U.S. Appl. No. 11/608,056, filed Dec. 7, 2006, pp. 1-34.|
|92||Yung et al., "Spin-on Mesoporous Silica Films with Ultralow Dielectric Constants, Ordered Pore Structures, and Hydrophobic Surfaces," Adv. Mater. 2001, 13, No. 14, 1099-1102.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7622400||May 18, 2004||Nov 24, 2009||Novellus Systems, Inc.||Method for improving mechanical properties of low dielectric constant materials|
|US7695765 *||Nov 12, 2004||Apr 13, 2010||Novellus Systems, Inc.||Methods for producing low-stress carbon-doped oxide films with improved integration properties|
|US7737525||Nov 7, 2007||Jun 15, 2010||Novellus Systems, Inc.||Method for producing low-K CDO films|
|US7781351||Apr 7, 2004||Aug 24, 2010||Novellus Systems, Inc.||Methods for producing low-k carbon doped oxide films with low residual stress|
|US7799705||Jan 5, 2009||Sep 21, 2010||Novellus Systems, Inc.||Methods for producing low stress porous low-k dielectric materials using precursors with organic functional groups|
|US7906174||Dec 7, 2006||Mar 15, 2011||Novellus Systems, Inc.||PECVD methods for producing ultra low-k dielectric films using UV treatment|
|US7923385||Jun 5, 2009||Apr 12, 2011||Novellus Systems, Inc.||Methods for producing low stress porous and CDO low-K dielectric materials using precursors with organic functional groups|
|US7964442 *||Oct 9, 2007||Jun 21, 2011||Applied Materials, Inc.||Methods to obtain low k dielectric barrier with superior etch resistivity|
|US8536073||Jul 11, 2012||Sep 17, 2013||Novellus Systems, Inc.||Hardmask materials|
|US8741787||Jul 23, 2010||Jun 3, 2014||Globalfoundries Inc.||Increased density of low-K dielectric materials in semiconductor devices by applying a UV treatment|
|US20040253378 *||Jun 12, 2003||Dec 16, 2004||Applied Materials, Inc.||Stress reduction of SIOC low k film by addition of alkylenes to OMCTS based processes|
|US20090283310 *||Nov 19, 2009||Wei-Chih Chen||Multi cap layer and manufacturing method thereof|
|US20110204491 *||Aug 25, 2011||Chin-Hsiang Lin||Dielectric layer structure|
|DE102009035417B4 *||Jul 31, 2009||Dec 4, 2014||Globalfoundries Dresden Module One Llc & Co. Kg||Größere Dichte von dielektrischen Materialien mit kleinem ε in Halbleiterbauelementen durch Anwenden einer UV-Behandlung|
|U.S. Classification||427/579, 427/96.8, 257/E21.277|
|Cooperative Classification||H01L21/02126, H01L21/02211, H01L21/31633, H01L21/02274, C23C16/401|
|European Classification||H01L21/02K2E3B6B, H01L21/02K2C1L1, H01L21/02K2C7C2, C23C16/40B, H01L21/316B8|
|Sep 14, 2004||AS||Assignment|
Owner name: NOVELLUS SYSTEMS, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WU, QINGGUO;NIU, DONG;WANG, HONGHONG;AND OTHERS;REEL/FRAME:015805/0518
Effective date: 20040913
|Sep 16, 2008||CC||Certificate of correction|
|Aug 5, 2011||FPAY||Fee payment|
Year of fee payment: 4
|Aug 5, 2015||FPAY||Fee payment|
Year of fee payment: 8