|Publication number||US7443230 B2|
|Application number||US 11/463,597|
|Publication date||Oct 28, 2008|
|Filing date||Aug 10, 2006|
|Priority date||Aug 10, 2006|
|Also published as||US20080036528|
|Publication number||11463597, 463597, US 7443230 B2, US 7443230B2, US-B2-7443230, US7443230 B2, US7443230B2|
|Inventors||Chung-Zen Chen, Chung-Shan Kuo, Yang-Chieh Lin|
|Original Assignee||Elite Semiconductor Memory Technology Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (12), Referenced by (12), Classifications (6), Legal Events (2)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention
The present invention relates to a voltage generating circuit. More particularly, the present invention relates to a charge pump circuit, which can be applied to semiconductor memory devices.
2. Description of Related Art
Source voltages of various voltage levels are usually required in electronic devices, thus, charge pump circuits are usually disposed to generate source voltages of different voltage levels from existing source voltages. For example,
In the process described above, the voltage VP is detected by the voltage detector 210 to determine whether to enable or disable all the charge pumps 241˜244, that is, all the charge pumps 241˜244 providing charges to node P or none of the charge pumps 241˜244 providing charges to node P, and further to accomplish the purpose of adjusting the voltage VP. However, since all the charge pumps 241˜244 are enabled or disabled, the voltage VP drifts about the predetermined voltage to a great extent when the voltage VP is regulated at the predetermined voltage, and moreover, enabling all the charge pumps 241˜244 will consume power considerably.
Accordingly, the present invention is directed to provide a charge pump circuit having lower power consumption. According to another aspect of the present invention, a charge pump circuit is provided, wherein when the output voltage of the charge pump circuit is pulled up to and regulated at a predetermined voltage, the output voltage drifts about the predetermined voltage to a smaller extent.
According to the aforementioned and other objectives, the present invention provides a charge pump circuit including a plurality of controlled charge pumps (CPs), a plurality of uncontrolled CPs, a plurality of control units, an output unit, and a feedback unit. Wherein, the controlled CPs are determined whether to provide charges to a node by a plurality of control signals, and the uncontrolled CPs always provide charges to the node. The foregoing control signals are respectively generated by the corresponding control units, and the control units are coupled to the node and respectively output control signals according to the node voltage detected at the node. The higher the node voltage is, the more the controlled CPs controlled by the control signals not providing charges to the node are. Moreover, the output unit outputs an output voltage to an output node according to the node voltage at the node. The feedback unit has an input terminal and an output terminal, wherein the input terminal receives the output voltage and the output terminal sends out the output voltage which has been regulated through negative feedback.
In the present invention, some of the CPs are constantly enabled and some CPs are enabled according to the requirement, thus, the power consumption of the charge pump circuit is reduced and the extent of the output voltage drifting about the predetermined voltage is also reduced. Moreover, the output voltage of the charge pump circuit is controlled through negative feedback so that the drifting extent of the output voltage about the predetermined voltage is further reduced.
In order to make the aforementioned and other objects, features and advantages of the present invention comprehensible, a preferred embodiment accompanied with figures is described in detail below.
It is to be understood that both the foregoing general description and the following detailed description are exemplary, and are intended to provide further explanation of the invention as claimed.
The accompanying drawings are included to provide a further understanding of the invention, and are incorporated in and constitute a part of this specification. The drawings illustrate embodiments of the invention and, together with the description, serve to explain the principles of the invention.
The foregoing M CPs 311˜31(M) are all coupled to node P, wherein the controlled CPs 311˜31(N) are respectively determined by the corresponding control signals CT1˜CTN whether to provide charges to node P, while the uncontrolled CPs 31(N+1)˜31(M) respectively provide charges to node P constantly. The voltage pull-up capability of the CPs 311˜31(M) is higher when the source voltage received by the CPs 311˜31(M) is high voltage (for example, 3.6V) than the voltage pull-up capability thereof when the source voltage received is lower voltage (for example, 2.7V), thus, generally, it is designed that the total number of CPs (i.e. the value of M) is determined according to the number of CPs required for pulling up the voltage to the predetermined voltage level when the source voltage is lower voltage, and then the number of uncontrolled CPs (i.e. the value of (M-N)) is determined according to the number of CPs required for pulling up the voltage to the predetermined voltage level when the source voltage is high voltage.
The foregoing control units 321˜32(N) are coupled to node P for detecting the node voltage VP at node P and outputting the control signals CT1˜CTN accordingly. The control signals CT1˜CTN respectively control the controlled CPs 311˜31(N) to determine whether the controlled CPs 311˜31(N) provide charges to node P. The control unit can be designed to include a voltage dividing circuit and a comparator, wherein the voltage dividing circuit receives the node voltage VP and generates a divided voltage, and then the comparator compares the divided voltage VP and a reference voltage to output a control signal for controlling the corresponding controlled CP. For the convenience of design, the reference voltage in each of the control units is designed to be the same voltage level, such as VREF. Here, each of the control units can have the voltage level it can detect and can generate different control signal corresponding to the node voltage VP by only adjusting the voltage dividing circuit in each of the control units. In an embodiment, the voltage dividing circuit includes two resistors connected in series.
For example, the control unit 321 includes a voltage dividing circuit, which is composed of resistors R11 and R12, and a comparator CMP1. If the reference voltage VREF thereof is 1.2V, the control signal CT1 is “1” (i.e. logic 1) when the divided voltage V1 is lower than 1.2V, so as to control the controlled CP 311 to provide charges to node P to pull up the node voltage VP. Contrarily, the control signal CT1 is “0” (i.e. logic 1) when the divided voltage V1 is higher than 1.2V, so as to control the controlled CP 311 not to provide charges to node P.
Assuming that the predetermined voltage is 6.5V, because V1=VP*R12/(R11+R12), the resistors R11 and R12 can be respectively adjusted to be 50 kΩ and 11.3 kΩ, accordingly, the control signal CT1 is “1” when the node voltage VP is lower than 6.5V, and the control signal CT1 is “0” when the node voltage VP is higher than 1.2V. Similarly, the resistors R21 and R22 of the control unit 322 are respectively adjusted to be 50 kΩ and 10.3 kΩ, so that the control signal CT1 is “1” when the node voltage VP is lower than 7V, and the control signal CT1 is “0” when the node voltage VP is higher than 7V. The other control units 323˜32(N) can be inferred accordingly.
Accordingly, when the predetermined voltage is 6.5V and the voltage levels of the different control signals the control units 321˜32(N) can detect and generate are 6.5V, 7V, 7.5V . . . , the control signals CT1˜CTN enable all CPs 311˜31(N) to accelerate pulling up the node voltage VP when the node voltage VP is lower than 6.5V; the control signals CT1˜CTN only disable the CPs 311 when the node voltage VP is between 6.5V and 7V; and the control signals CT1˜CTN only disable the CPs 311 and 312 when the node voltage VP is between 7V and 7.5V; . . . . Through enabling some of the CPs 311˜31(M) permanently and disabling some other of the CPs 311˜31(M) accordingly, the extent of the node voltage VP drifting about the predetermined voltage when the node voltage VP is regulated at the predetermined voltage is reduced, and moreover, since some of the CPs are enabled according to the requirement, the power consumption of the circuit is reduced.
Next, to further stabilize the node voltage VP at the predetermined voltage, in the present invention, the output unit 330 is used along with the feedback unit 340 for negative feedback controlling and the power supply of the feedback unit 340 is VDD, wherein the voltage level of the source voltage VDD has to be able to completely turn off the pull-up transistor QP. The output unit 330 includes a pull-up circuit QP and a pull-down circuit QN Wherein the pull-up circuit QP is coupled between the node P and the output node OUT to lead charges at the node P to the output node OUT according to the feedback control voltage VCTRL. The pull-down circuit QN is coupled between the output node OUT and the ground node GND to lead charges at the output node OUT to the ground node GND according to the feedback control voltage VCTRL.
In an embodiment, the pull-up circuit QP is a PMOS (P-channel metal oxide semiconductor) pull-up transistor and the pull-down circuit QN is an NMOS pull-down transistor. Wherein the first terminal (the source) of the pull-up transistor P is coupled to the node P, the second terminal (the drain) of the pull-up transistor QP is coupled to the first terminal (the drain) of the pull-down transistor QN, the second terminal (the source) of the pull-down transistor QN is coupled to the ground voltage GND, and the control terminals (the gates) of the pull-up transistor QP and the pull-down transistor QN are coupled to each other and receive the feedback control voltage VCTRL.
In an embodiment, the feedback unit 340 includes a voltage dividing circuit, which has resistors R1 and R2, and a comparator CMP. Wherein the voltage dividing circuit having the resistors R1 and R2 receives the output voltage VOUT from the output node OUT and generates a divided voltage V0, and then the comparator CMP compares the divided voltage V0 and a reference voltage VREF and outputs the feedback control voltage VCTRL. When the output voltage VOUT received by the input terminal X of the feedback unit 340 is large enough to make the divided voltage V0 higher than the reference voltage VREF, the feedback control voltage VCTRL output from the output terminal Y of the feedback unit 340 is “VDD”. Here, the pull-up transistor QP is turned off and the pull-down transistor QN is turned on, so as to lead charges at the output node OUT to the ground node GND, and further to pull down the output voltage VOUT. Contrarily, when the output voltage VOUT received by the input terminal X of the feedback unit 340 is small enough to make the divided voltage V0 lower than the reference voltage VREF, the feedback control voltage VCTRL output from the output terminal Y of the feedback unit 340 is “VGND”. Here, the pull-up transistor QP is turned on and the pull-down transistor QN is turned off, so as to lead charges at the node P to the output node OUT, and further to pull up the output voltage VOU.
In overview, according to the present invention, through enabling some CPs permanently and some other CPs according to the requirement, the power consumption of the charge pump circuit and the extent of the output voltage drifting about the predetermined voltage are reduced. Moreover, the output voltage of the charge pump circuit is further controlled through negative feedback, so that the extent of the voltage drifting about the predetermined voltage is further reduced.
It will be apparent to those skilled in the art that various modifications and variations can be made to the structure of the present invention without departing from the scope or spirit of the invention. In view of the foregoing, it is intended that the present invention cover modifications and variations of this invention provided they fall within the scope of the following claims and their equivalents.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5959854 *||Jun 30, 1998||Sep 28, 1999||Nec Corporation||Voltage step-up circuit and method for controlling the same|
|US6154411 *||Jun 3, 1999||Nov 28, 2000||Mitsubishi Denki Kabushiki Kaisha||Boosting circuit compensating for voltage fluctuation due to operation of load|
|US6275096 *||Dec 14, 1999||Aug 14, 2001||International Business Machines Corporation||Charge pump system having multiple independently activated charge pumps and corresponding method|
|US6459643 *||Feb 28, 2001||Oct 1, 2002||Matsushita Electric Industrial Co., Ltd.||Semiconductor integrated circuit|
|US6486728 *||Mar 16, 2001||Nov 26, 2002||Matrix Semiconductor, Inc.||Multi-stage charge pump|
|US6567309||Jun 27, 2002||May 20, 2003||Kabushiki Kaisha Toshiba||Semiconductor device|
|US6597235 *||Jan 9, 2002||Jul 22, 2003||Samsung Electronics Co., Ltd.||Voltage boost circuits using multi-phase clock signals|
|US6765428 *||Dec 28, 2001||Jul 20, 2004||Hynix Semiconductor, Inc.||Charge pump device for semiconductor memory|
|US6816001 *||Nov 7, 2002||Nov 9, 2004||Stmicroelectronics S.R.L.||Low power charge pump circuit|
|US6980045 *||Dec 5, 2003||Dec 27, 2005||Xilinx, Inc.||Merged charge pump|
|US7274248 *||Mar 4, 2005||Sep 25, 2007||Nec Electronics Corporation||Booster circuit and semiconductor device having same|
|US7279961 *||Nov 21, 2005||Oct 9, 2007||Atmel Corporation||Charge pump for intermediate voltage|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7778055 *||Mar 17, 2006||Aug 17, 2010||Austriamicrosystems Ag||Voltage converter|
|US7847617 *||Dec 11, 2007||Dec 7, 2010||Elite Semiconductor Memory Technology Inc.||Charge pump and method for operating the same|
|US8013666 *||Jul 31, 2009||Sep 6, 2011||Altera Corporation||Low ripple charge pump|
|US8749299 *||Sep 8, 2008||Jun 10, 2014||Hynix Semiconductor Inc.||Semiconductor device generating varied internal voltages|
|US8872552 *||Sep 29, 2012||Oct 28, 2014||Infineon Technologies Austria Ag||High-side semiconductor-switch low-power driving circuit and method|
|US9007100||Sep 24, 2014||Apr 14, 2015||Infineon Technologies Austria Ag||High-side semiconductor-switch low-power driving circuit and method|
|US9007121||Aug 26, 2013||Apr 14, 2015||Novatek Microelectronics Corp.||Charge pump device|
|US20090016084 *||Mar 17, 2006||Jan 15, 2009||Peter Trattler||Arrangement provided with a voltage converter for supplying voltage to an electrical load and associated method|
|US20090146702 *||Dec 11, 2007||Jun 11, 2009||Elite Semiconductor Memory Technology Inc.||Charge pump and method for operating the same|
|US20090206914 *||Sep 8, 2008||Aug 20, 2009||Han Dong Hoon||Semiconductor device generating varied internal voltages|
|US20130222051 *||Jun 14, 2012||Aug 29, 2013||Hsiang-Yi Chiu||Charge Pump Device and Driving Capability Adjustment Method Thereof|
|US20150137773 *||Nov 19, 2013||May 21, 2015||International Business Machines Corporation||Load sensing voltage charge pump system|
|U.S. Classification||327/535, 327/538, 327/540|
|Aug 29, 2006||AS||Assignment|
Owner name: ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INC., TAIWAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, CHUNG-ZEN;KUO, CHUNG-SHAN;LIN, YANG-CHIEH;REEL/FRAME:018188/0477
Effective date: 20060711
|Apr 12, 2012||FPAY||Fee payment|
Year of fee payment: 4