Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS7550832 B2
Publication typeGrant
Application numberUS 11/636,971
Publication dateJun 23, 2009
Filing dateDec 12, 2006
Priority dateAug 18, 2006
Fee statusPaid
Also published asUS20080042251
Publication number11636971, 636971, US 7550832 B2, US 7550832B2, US-B2-7550832, US7550832 B2, US7550832B2
InventorsGwo-Liang Weng, Yung-Li Lu
Original AssigneeAdvanced Semiconductor Engineering, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Stackable semiconductor package
US 7550832 B2
Abstract
A stackable semiconductor package includes a top package, a bottom package, an adhesive layer, a plurality of wires and a molding compound. A part of a surface of a chip of the bottom package is exposed. The top package is inverted, and is adhered to the chip of the bottom package with the adhesive layer. The wires electrically connect a substrate of the bottom package and a substrate of the top package. The molding compound encapsulates the top package, the bottom package, the adhesive layer,and the wires, and exposes a part of a surface of the substrate of the top package. Thus, the stackable semiconductor package includes at least two chips, thereby increasing the chip density and improving the applicability.
Images(3)
Previous page
Next page
Claims(13)
1. A stackable semiconductor package, comprising:
a first substrate having a first surface and a second surface;
a first chip having a first surface and a second surface, wherein the second surface of the first chip is attached to the first surface of the first substrate;
a plurality of first wires electrically connecting the first surface of the first chip and the first surface of the first substrate;
a first molding compound encapsulating a part of the first substrate, the first wires, and exposing a central portion of the first chip of the first surface of the first chip;
a second substrate disposed above the first chip, the second substrate having a first surface and a second surface, and the first surface of the second substrate having a plurality of first pads and a plurality of second pads;
a supporting element disposed below the second surface of the second substrate for supporting the second substrate and mounted on the first molding compound;
a plurality of third wires electrically connecting the first pads on the first surface of the second substrate and the first surface of the first substrate; and
a third molding compound encapsulating the first surface of the first substrate, the first chip, the first molding compound and a part of the second substrate, and exposing the second pads on the first surface of the second substrate.
2. The stackable semiconductor package as claimed in claim 1, wherein the second surface of the first chip is adhered to the first surface of the first substrate via a first adhesive layer.
3. The stackable semiconductor package as claimed in claim 1, further comprising:
a second chip having a first surface and a second surface, wherein the first surface of the second chip is attached to the second surface of the second substrate;
a plurality of second wires electrically connecting the second surface of the second chip and the second surface of the second substrate;
a second molding compound encapsulating a part of the second surface of the second substrate, the second wires, and the second chip, the second molding compound having a second surface; and
an adhesive layer for adhering the second surface of the second molding compound to a region not encapsulated by the first molding compound on the first surface of the first chip.
4. The stackable semiconductor package as claimed in claim 3, wherein the first surface of the second chip is adhered to the second surface of the second substrate by a second adhesive layer.
5. The stackable semiconductor package as claimed in claim 1, wherein the supporting element is disposed between the first molding compound and the second surface of the second substrate.
6. The stackable semiconductor package as claimed in claim 1, wherein the supporting element is disposed between the first surface of the first chip and the second surface of the second substrate.
7. The stackable semiconductor package as claimed in claim 1, wherein the supporting element is disposed between the first surface of the first substrate and the second surface of the second substrate.
8. The stackable semiconductor package as claimed in claim 1, wherein the supporting element is a fourth molding compound which is a pre-molded molding compound.
9. The stackable semiconductor package as claimed in claim 1, wherein the supporting element is a dispensed under-fill material.
10. The stackable semiconductor package as claimed in claim 1, wherein the supporting element is an annular sidewall enclosing a space, and the sidewall has a plurality of through holes for facilitating flow of the third molding compound.
11. The stackable semiconductor package as claimed in claim 1, wherein the supporting element comprises a plurality of discontinuous sidewalls enclosing a space.
12. The stackable semiconductor package as claimed in claim 1, wherein the first pads are disposed on a periphery of a corresponding position of a second molding compound.
13. The stackable semiconductor package as claimed in claim 12, wherein a distance between the first bonding pads and the corresponding position of the second molding compound is defined as an overhanging length which is greater than three times a thickness of the second substrate.
Description
BACKGROUND OF THE INVENTION

1. Field of the Invention

The present invention relates to a stackable semiconductor package, and more particularly, to a stackable semiconductor package having at least two chips.

2. Description of the Related Art

FIG. 1 is a schematic sectional view of a conventional stackable semiconductor package. The conventional stackable semiconductor package 1 includes a first substrate 11, a chip 12, a second substrate 13, a plurality of wires 14 and a molding compound 15. The first substrate 11 has a first surface 111 and a second surface 112. The chip 12 is attached to the first surface 111 of the first substrate 11 by flip-chip bonding. The second substrate 13 is adhered to the chip 12 with an adhesive layer 16. The second substrate 13 has a first surface 131 and a second surface 132, and the first surface 131 has a plurality of first pads 133 and a plurality of second pads 134 thereon. From the top view, the area of the second substrate 13 is greater than the area of the chip 12, such that some parts of the second substrate 13 extend out of the chip to form an overhanging portion.

The wires 14 electrically connect the first pads 133 of the second substrate 13 and the first surface 111 of the first substrate 11. The molding compound 15 encapsulates the first surface 111 of the first substrate 11, the chip 12, the wires 14, and a part of the second substrate 13, and exposes the second pads 134 on the first surface 131 of the second substrate 13, so as to form a mold area opening 17. Usually, the conventional stackable semiconductor package 1 can have another package 18 or other elements stacked in the mold area opening 17, in which solder balls 181 of the package 18 are electrically connected to the second pads 134 of the second substrate 13.

The conventional stackable semiconductor package 1 usually includes one chip only (i.e., the chip 12), so the application thereof is limited. Moreover, as the second substrate 13 has an overhanging portion, the first pads 133 are located on the periphery (i.e., the overhanging portion) of the corresponding position of the chip 12. The distance between the first pads 133 and the corresponding position of the edge of the chip 12 is defined as an overhanging length L1. Experiments show that if the overhanging length L1 is greater than three times the thickness T1 of the second substrate 13, the overhanging portion will sway or vibrate in wire bonding, which is disadvantageous to the wire bonding. Furthermore, during the wire bonding, the second substrate 13 may crack under a severe downward stress. Furthermore, due to the aforementioned sway, vibration or crack, the overhanging portion cannot be too long, such that the area of the second substrate 13 is limited and the layout space of the second pads 134 on the first surface 131 of the second substrate 13 is exposed by the mold area opening 17.

Therefore, it is necessary to provide a stackable semiconductor package to solve the above problems.

SUMMARY OF THE INVENTION

The objective of the present invention is to provide a stackable semiconductor package, which comprises a first substrate, a first chip, a plurality of first wires, a first molding compound, a second substrate, a second chip, a plurality of second wires, a second molding compound, an adhesive layer, a plurality of third wires, and a third molding compound. The first substrate has a first surface and a second surface. The first chip has a first surface and a second surface, and the second surface of the first chip is attached to the first surface of the first substrate. The first wires electrically connect the first surface of the first chip and the first surface of the first substrate. The first molding compound encapsulates a part of the first surface of the first substrate, the first wires, and a part of the first surface of the first chip.

The second substrate is disposed above the first chip. The second substrate has a first surface and a second surface, and the first surface of the second substrate includes a plurality of first pads and a plurality of second pads. The second chip has a first surface and a second surface, and the first surface of the second chip is attached to the second surface of the second substrate. The second wires electrically connect the second surface of the second chip and the second surface of the second substrate. The second molding compound encapsulates a part of the second surface of the second substrate, the second wires, and the second chip, and the second molding compound has a second surface. The adhesive layer is used to attach the second surface of the second molding compound to the area not encapsulated by the first molding compound on the first surface of the first chip. The third wires electrically connect the first pads on the first surface of the second substrate and the first surface of the first substrate. The third molding compound encapsulates the first surface of the first substrate, the first chip, the first molding compound, the second molding compound, and a part of the second substrate, and exposes the second pads on the first surface of the second substrate. Thus, the stackable semiconductor package includes at least two chips (i.e., the first chip and the second chip), thereby increasing the chip density and improving the applicability.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 is a schematic sectional view of a conventional stackable semiconductor package;

FIG. 2 is a schematic sectional view of a stackable semiconductor package according to a first embodiment of the present invention;

FIG. 3 is a schematic sectional view of a stackable semiconductor package according to a second embodiment of the present invention; and

FIG. 4 is a schematic side view of the stackable semiconductor package of FIG. 3 with the third molding compound and the third wires omitted.

DETAILED DESCRIPTION OF THE INVENTION

FIG. 2 is a schematic sectional view of a stackable semiconductor package according to a first embodiment of the present invention. The stackable semiconductor package 2 includes a first substrate 21, a first chip 22, a plurality of first wires 23, a first molding compound 24, a second substrate 25, a second chip 26, a plurality of second wires 27, a second molding compound 28, an adhesive layer 29, a plurality of third wires 30, and a third molding compound 31.

The first substrate 21 has a first surface 211 and a second surface 212. The first chip 22 has a first surface 221 and a second surface 222. The second surface 222 of the first chip 22 is adhered to the first surface 211 of the first substrate 21 with a first adhesive layer 32. The first wires 23 electrically connect the first surface 221 of the first chip 22 and the first surface 211 of the first substrate 21. The first molding compound 24 encapsulates a part of the first surface 211 of the first substrate 21, the first wires 23, and a part of the first surface 221 of the first chip 22. That is, the first molding compound 24 does not completely encapsulate the first surface 221 of the first chip 22, and a central region of the first surface 221 of the first chip 22 is exposed outside the first molding compound 24. In this embodiment, the first substrate 21, the first chip 22, the first wires 23, and the first molding compound 24 constitute a bottom package.

The second substrate 25 is disposed above the first chip 22. The second substrate 25 has a first surface 251 and a second surface 252, and the first surface 251 of the second substrate 25 includes a plurality of first pads 253 and a plurality of second pads 254. The second chip 26 has a first surface 261 and a second surface 262. The first surface 261 of the second chip is adhered to the second surface 252 of the second substrate 25 with a second adhesive layer 33. The second wires 27 electrically connect the second surface 262 of the second chip 26 and the second surface 252 of the second substrate 25. The second molding compound 28 encapsulates a part of the second surface 252 of the second substrate 25, the second wires 27, and the second chip 26. The second molding compound 28 has a second surface 281. In this embodiment, the second substrate 25, the second chip 26, the second wires 27, and the second molding compound 28 constitute a top package.

The adhesive layer 29 is used to adhere the second surface 281 of the second molding compound 28 to the region not encapsulated by the first molding compound 24 on the first surface 221 of the first chip 22. That is, during the fabrication, the top package and the bottom package are packaged separately, and then the top package is inverted by 180 degrees and is adhered to the bottom package with the adhesive layer 29.

The third wires 30 electrically connect the first pads 253 on the first surface 251 of the second substrate 25 and the first surface 211 of the first substrate 21. The third molding compound 31 encapsulates the first surface 211 of the first substrate 21, the first chip 22, the first molding compound 24, the second molding compound 28, and a part of the second substrate 25, and exposes the second pads 254 on the first surface 251 of the second substrate 25, so as to form a mold area opening 34. Usually, the stackable semiconductor package 2 can have another package 35 or other elements stacked in the mold area opening 34, and solder balls 351 of the package 35 are electrically connected to the second pads 254 of the second substrate 25.

The stackable semiconductor package 2 includes at least two chips (i.e., the first chip 22 and the second chip 26), thereby increasing the chip density and improving the applicability.

FIG. 3 is a schematic sectional view of a stackable semiconductor package according to a second embodiment of the present invention. The stackable semiconductor package 4 of this embodiment is substantially the same as the stackable semiconductor package 2 of the first embodiment, and only the difference is described herein. The like element numerals are used to indicate like elements appearing in the embodiments. A design of supporting element 41 is added into the stackable semiconductor package 4 of this embodiment, and the supporting element 41 has the following advantages. Viewed from the top, the area of the second substrate 25 is greater than the area of the second molding compound 28, so some parts of the second substrate 25 extend out of the second molding compound 28 to form an overhanging portion. The first pads 253 are located on the periphery of the corresponding position of the second molding compound 28 (i.e., the overhanging portion), and the distance between the first pads 253 and the corresponding position of the edge of the second molding compound 28 is defined as an overhanging length L2. During the wire bonding of the third wires 30, the overhanging portion of the second substrate 25 may sway, thus causing troubles to the wire bonding. Therefore, the supporting element 41 is disposed below the second surface 252 of the second substrate 25, so as to support the second substrate 25. In this embodiment, being supported by the supporting element 41, the overhanging portion of the second substrate 25 will not sway or vibrate in wire bonding even if the overhanging length L2 is greater than three times the thickness T2 of the second substrate 25.

In this embodiment, the supporting element 41 is disposed between the first molding compound 24 and the second surface 252 of the second substrate 25. However, it can be understood that the supporting element 41 can also be disposed between the first surface 221 of the first chip 22 and the second surface 252 of the second substrate 25, or between the first surface 211 of the first substrate 21 and the second surface 252 of the second substrate 25.

In this embodiment, the supporting element 41 is an annular sidewall, which encloses a space to accommodate the second molding compound 28. In this embodiment, the supporting element 41 is a fourth molding compound formed by means of pre-molding. In other applications, the supporting element 41 is an underfill material formed by means of adhesive dispensing.

FIG. 4 is a schematic side view of the stackable semiconductor package of FIG. 3 with the third molding compound and the third wires omitted. In this embodiment, a plurality of through holes 411 is disposed in the sidewall of the supporting element 41, so as to facilitate the flow of the third molding compound 31. In other applications, the through holes 411 penetrate through the sidewall of the supporting element 411 from top to bottom, such that the supporting element 411 is formed by a plurality of discontinuous sidewalls. Similarly, the discontinuous sidewalls also enclose a space to accommodate the second molding compound 28.

While several embodiments of the present invention have been illustrated and described, various modifications and improvements can be made by those skilled in the art. The embodiments of the present invention are therefore described in an illustrative but not restrictive sense. It is intended that the present invention may not be limited to the particular forms as illustrated, and that all modifications which maintain the spirit and scope of the present invention are within the scope as defined in the appended claims.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US6451624Aug 7, 2001Sep 17, 2002Micron Technology, Inc.Stackable semiconductor package having conductive layer and insulating layers and method of fabrication
US6501165Jun 3, 2002Dec 31, 2002Micron Technology, Inc.Stackable semiconductor package having conductive layer and insulating layers and method of fabrication
US6521881Apr 16, 2001Feb 18, 2003Kingpak Technology Inc.Stacked structure of an image sensor and method for manufacturing the same
US6593662Aug 2, 2000Jul 15, 2003Siliconware Precision Industries Co., Ltd.Stacked-die package structure
US6614101May 26, 2000Sep 2, 2003Mitsubishi Denki Kabushiki KaishaLead frame with raised leads and plastic packaged semiconductor device using the same
US6828665Dec 13, 2002Dec 7, 2004Siliconware Precision Industries Co., Ltd.Module device of stacked semiconductor packages and method for fabricating the same
US6838761Aug 2, 2003Jan 4, 2005Chippac, Inc.Semiconductor multi-package module having wire bond interconnect between stacked packages and having electrical shield
US6861288Sep 30, 2003Mar 1, 2005St Assembly Test Services, Ltd.Stacked semiconductor packages and method for the fabrication thereof
US7071568Nov 17, 2004Jul 4, 2006Amkor Technology, Inc.Stacked-die extension support structure and method thereof
US7354800 *Apr 27, 2006Apr 8, 2008Stats Chippac Ltd.Method of fabricating a stacked integrated circuit package system
US7372141 *Mar 31, 2006May 13, 2008Stats Chippac Ltd.Semiconductor stacked package assembly having exposed substrate surfaces on upper and lower sides
US7456495 *Dec 17, 2004Nov 25, 2008Infineon Technologies AgSemiconductor module with a semiconductor stack, and methods for its production
US20040056277Aug 2, 2003Mar 25, 2004Chippac, Inc.Semiconductor multi-package module including stacked-die package and having wire bond interconnect between stacked packages
US20040124518Oct 8, 2003Jul 1, 2004Chippac, Inc.Multilayer packages; connecting wire bonds; heat spreading
US20040262774Jun 18, 2004Dec 30, 2004In-Ku KangMulti-chip packages having a plurality of flip chips and methods of manufacturing the same
US20050017340Aug 16, 2004Jan 27, 2005Hitoshi ShibueSemiconductor device and fabrication method thereof
US20050133916Dec 16, 2004Jun 23, 2005Stats Chippac, IncMultiple chip package module having inverted package stacked over die
US20050248019Jun 30, 2004Nov 10, 2005Te-Tsung ChaoOverhang support for a stacked semiconductor device, and method of forming thereof
US20070052089Mar 3, 2006Mar 8, 2007Samsung Electronics Co., Ltd.Adhesive film having multiple filler distribution and method of manufacturing the same, and chip stack package having the adhesive film and method of manufacturing the same
US20070096160Dec 18, 2006May 3, 2007Tessera, Inc.High frequency chip packages with connecting elements
US20070246815Dec 26, 2006Oct 25, 2007Yung-Li LuStackable semiconductor package
US20080029869Jul 23, 2007Feb 7, 2008Samsung Electronics Co., Ltd.Vertical stack type multi-chip package having improved grounding performance and lower semiconductor chip reliability
KR20040043739A * Title not available
TW227533B Title not available
TW227924B Title not available
TW244175B Title not available
TW507340B Title not available
TW571420B Title not available
TW200522303A Title not available
TW200611305A Title not available
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US7679178 *Oct 12, 2007Mar 16, 2010Siliconware Precision Industries Co., Ltd.Semiconductor package on which a semiconductor device can be stacked and fabrication method thereof
US7732252 *Oct 9, 2008Jun 8, 2010Stats Chippac Ltd.Multi-chip package system incorporating an internal stacking module with support protrusions
US7795727 *Apr 5, 2007Sep 14, 2010Infineon Technologies AgSemiconductor module having discrete components and method for producing the same
US7843047 *Nov 21, 2008Nov 30, 2010Stats Chippac Ltd.Encapsulant interposer system with integrated passive devices and manufacturing method therefor
US7956449 *Jun 25, 2008Jun 7, 2011Stats Chippac Ltd.Stacked integrated circuit package system
US8012797Aug 25, 2009Sep 6, 2011Advanced Semiconductor Engineering, Inc.Method for forming stackable semiconductor device packages including openings with conductive bumps of specified geometries
US8035210Dec 28, 2007Oct 11, 2011Stats Chippac Ltd.Integrated circuit package system with interposer
US8076765Jul 22, 2009Dec 13, 2011Advanced Semiconductor Engineering, Inc.Stackable semiconductor device packages including openings partially exposing connecting elements, conductive bumps, or conductive conductors
US8143101Mar 21, 2008Mar 27, 2012Advanced Semiconductor Engineering, Inc.Semiconductor package and the method of making the same
US8158888Jun 23, 2009Apr 17, 2012Advanced Semiconductor Engineering, Inc.Circuit substrate and method of fabricating the same and chip package structure
US8198131Jul 29, 2010Jun 12, 2012Advanced Semiconductor Engineering, Inc.Stackable semiconductor device packages
US8258612Nov 9, 2010Sep 4, 2012Stats Chippac Ltd.Encapsulant interposer system with integrated passive devices and manufacturing method therefor
US8405212Jun 18, 2010Mar 26, 2013Advanced Semiconductor Engineering, Inc.Semiconductor package
US8604602 *May 11, 2010Dec 10, 2013Stats Chippac Ltd.Integrated circuit packaging system with reinforced encapsulant having embedded interconnect and method of manufacture thereof
US8633058Mar 21, 2011Jan 21, 2014Stats Chippac Ltd.Integrated circuit packaging system with step mold and method of manufacture thereof
US8823156Feb 9, 2011Sep 2, 2014Advanced Semiconductor Engineering, Inc.Semiconductor device packages having stacking functionality and including interposer
US20100289134 *May 11, 2010Nov 18, 2010Seng Guan ChowIntegrated circuit packaging system with reinforced encapsulant having embedded interconnect and method of manufacture thereof
US20120181673 *Mar 26, 2012Jul 19, 2012Stats Chippac, Ltd.Semiconductor Device and Method of Stacking Die on Leadframe Electrically Connected by Conductive Pillars
Classifications
U.S. Classification257/685, 257/E21.164, 361/777, 257/E25.013, 361/780, 361/792, 257/724, 257/784, 257/686, 361/784
International ClassificationH05K7/00, H01L23/02
Cooperative ClassificationH01L24/48, H01L23/3135, H01L25/03, H01L2224/48091, H01L23/3121, H01L2224/32225, H01L2224/73204, H01L2224/73265, H01L2224/73253, H01L2224/16225, H01L2924/19107
European ClassificationH01L25/03, H01L23/31H4
Legal Events
DateCodeEventDescription
Dec 26, 2012FPAYFee payment
Year of fee payment: 4
Dec 12, 2006ASAssignment
Owner name: ADVANCED SEMICONDUCTOR ENGINEERING, INC., TAIWAN
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:WENG, GWO-LIANG;LU, YUNG-LI;REEL/FRAME:018696/0383
Effective date: 20061201