US7564298B2 - Voltage reference circuit and current reference circuit using vertical bipolar junction transistor implemented by deep n-well CMOS process - Google Patents
Voltage reference circuit and current reference circuit using vertical bipolar junction transistor implemented by deep n-well CMOS process Download PDFInfo
- Publication number
- US7564298B2 US7564298B2 US11/608,279 US60827906A US7564298B2 US 7564298 B2 US7564298 B2 US 7564298B2 US 60827906 A US60827906 A US 60827906A US 7564298 B2 US7564298 B2 US 7564298B2
- Authority
- US
- United States
- Prior art keywords
- voltage
- reference circuit
- transistor
- bjt
- input terminal
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related, expires
Links
Images
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05F—SYSTEMS FOR REGULATING ELECTRIC OR MAGNETIC VARIABLES
- G05F3/00—Non-retroactive systems for regulating electric variables by using an uncontrolled element, or an uncontrolled combination of elements, such element or such combination having self-regulating properties
- G05F3/02—Regulating voltage or current
- G05F3/08—Regulating voltage or current wherein the variable is dc
- G05F3/10—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics
- G05F3/16—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices
- G05F3/20—Regulating voltage or current wherein the variable is dc using uncontrolled devices with non-linear characteristics being semiconductor devices using diode- transistor combinations
- G05F3/30—Regulators using the difference between the base-emitter voltages of two bipolar transistors operating at different current densities
Definitions
- the present disclosure relates to a semiconductor circuit and, more particularly, to a voltage reference circuit and a current reference circuit using a vertical bipolar junction transistor (BJT) implemented by a deep N-well complementary metal-oxide semiconductor (CMOS) process.
- BJT vertical bipolar junction transistor
- CMOS complementary metal-oxide semiconductor
- a bipolar junction transistor has better junction characteristics between elements than a metal-oxide semiconductor (MOS). Meanwhile, some circuits require BJT characteristics to perform a particular function. Accordingly, it is necessary to simultaneously implement a MOS device and a BJT device in a single process.
- a bipolar complementary metal-oxide semiconductor (BiCMOS) process referring to the integration of a CMOS device and a BJT device into a single device, however, requires higher manufacturing costs and a longer time for development, yet provides much lower digital circuit performance than a CMOS process. In addition, when a BJT is implemented using a CMOS process, the device characteristics of the BJT also decrease.
- FIGS. 1A through 2 illustrate examples of a conventional BJT device implemented by a CMOS process.
- FIG. 1A is a cross-sectional view of a conventional lateral BJT implemented by a CMOS process and FIGS. 1B and 1C illustrate device symbols of a conventional lateral BJT.
- an N-well 11 is formed on a P substrate 10 using a CMOS process.
- N+ r P+ ions are implanted or diffused into each of predetermined regions in the N-well 11 and the P substrate 10 thereby forming a base region 14 , a collector region 13 , and an emitter region 12 .
- An emitter terminal E and a collector terminal C are formed on the P+ regions 12 and 13 , respectively, a base terminal B is formed on the N+ region 14 ; a substrate terminal SUB is formed on a P+ region 15 ; and a gate terminal G is formed at a predetermined portion on the N-well 11 .
- a lateral PNP BJT Q 1 can be obtained in a normal CMOS process.
- parasitic BJTs Q 2 and Q 3 are also generated during the process of obtaining the lateral PNP BJT Q 1 .
- FIGS. 1B and 1C are symbols illustrating a lateral BJT and a parasitic BJT one with the other.
- a lateral BJT Q 1
- a vertical parasitic BJT Q 2 or Q 3
- a lateral BJT (Q 1 ) is formed among an emitter E, a base B, and a collector C and also a vertical parasitic BJT (Q 2 or Q 3 ) is formed among the emitter E, a gate G, and a substrate SUB.
- a parasitic vertical BJT due to a parasitic vertical BJT, the characteristics and particularly the current gain ( ⁇ ) of a lateral BJT implemented by a CMOS process decrease remarkably.
- the parasitic capacitance between a base that is, an N-well, and a substrate is large.
- a lateral BJT implemented by a CMOS process a base width is determined by a gate length (L) of a MOSFET.
- L gate length
- the lateral BJT is degraded in reproducibility, uniformity device matching, and current drivability, whereby a circuit using this lateral BJT is eventually degraded.
- FIG. 2 is a cross-sectional view of a conventional substrate BJT implemented by a CMOS process.
- an N-well 21 is formed on a P substrate 20 formed using a CMOS process.
- N+ or P+ ions are implanted or diffused into each of predetermined regions in the N-well 21 and the P substrate 20 , thereby forming base regions 23 and 25 , collector regions 22 and 26 , and an emitter region 24 .
- the substrate BJT is obtained.
- collectors C are stuck in the substrate 20 in the substrate BJT usually used in a bandgap circuit it is difficult to use the substrate BJT in a circuit.
- the N-well 21 is so thick that BJT characteristics are decreased.
- a lateral BJT and a substrate BJT which are implemented by a CMOS process, have many drawbacks. Accordingly, technology capable of replacing lateral or substrate BJTs is desired for circuits implemented by a CMOS process and needing BJT operating characteristics.
- Exemplary embodiments of the present invention provide a voltage reference circuit using a vertical bipolar junction transistor (BJT) device obtained through a deep N-well complementary metal-oxide semiconductor (CMOS) process, instead of using a lateral BJT or a substrate BJT device, to overcome drawbacks of the lateral BJT device and the substrate BJT device, thereby improving circuit performance.
- BJT vertical bipolar junction transistor
- CMOS complementary metal-oxide semiconductor
- Exemplary embodiments of the present invention provide a current reference circuit using a vertical BJT device obtained through a deep N-well CMOS process, instead of using a lateral BJT or a substrate BJT device, to overcome drawbacks of the lateral BJT device and the substrate BJT device, thereby improving circuit performance.
- a voltage reference circuit for generating a constant reference voltage regardless of the temperature.
- the voltage reference circuit includes an amplifier element having a positive input terminal and a negative input terminal, a first transistor, and a second transistor.
- the first transistor is electrically connected to the positive input terminal and the second transistor is electrically connected to the negative input terminal.
- Each of the first and second transistors is a vertical BJT implemented by a deep N-well CMOS process, and the reference voltage is calculated by adding a base-emitter voltage of one of the first and second transistors to a value obtained by multiplying a thermal voltage by a predetermined factor.
- a current reference circuit for generating a reference current proportional to temperature.
- the current reference circuit includes an amplifier element having a positive input terminal and a negative input terminal, a first transistor, a second transistor, and an output unit.
- the first transistor is connected between a first node and one of the positive input terminal and the negative input terminal.
- the second transistor is connected between a second node and the other of the positive input terminal and the negative input terminal.
- the output unit outputs the reference current in response to an output voltage of the amplifier element.
- Each of the first and second transistors is a vertical BJT implemented by a deep N-well CMOS process, and the reference current is calculated by multiplying a thermal voltage by a predetermined factor.
- FIGS. 1A through 2 illustrate examples of a conventional bipolar junction transistor (BJT) device implemented by a complementary metal-oxide semiconductor (CMOS) process.
- BJT bipolar junction transistor
- CMOS complementary metal-oxide semiconductor
- FIG. 3 is a cross-sectional view of a vertical NPN BJT implemented by a deep N-well CMOS process, according to an exemplary embodiment of the present invention
- FIG. 4 is a cross-sectional view of a vertical NPN BJT implemented by a deep N-well CMOS process, according to an exemplary embodiment of the present invention
- FIG. 5 is a diagram of a bandgap voltage reference circuit according to an exemplary embodiment of the present invention.
- FIG. 6 is a diagram of a bandgap voltage reference circuit according to an exemplary embodiment of the present invention.
- FIG. 7 is a diagram of a current reference circuit according to an exemplary embodiment of the present invention.
- FIG. 3 is a cross-sectional view of a vertical NPN bipolar junction transistor (BJT) implemented by a deep N-well complementary metal-oxide semiconductor (CMOS) process, according to an exemplary embodiment of the present invention.
- BJT vertical NPN bipolar junction transistor
- CMOS complementary metal-oxide semiconductor
- a deep N-well 120 is formed on a P substrate 110 .
- N-wells 131 and 132 and a P-well 140 are formed on the deep N-well 120 .
- N+ or P+ ions are implanted or diffused into each of predetermined regions in the N-wells 131 and 132 and the P-well 140 , thereby forming base contact regions 152 and 153 , collector contact regions 154 and 155 , and an emitter contact region 151 .
- an N+ region 151 in the P-well 140 forms an emitter
- the P-well 140 and P+ contacts 152 and 153 form a base: and the deep N-well 120 , the N-wells 131 and 132 , and N+ regions 154 and 155 form a collector.
- a vertical NPN BJT denoted by reference numeral 160 can be implemented.
- FIG. 4 is a cross-sectional view of a vertical NPN BJT implemented by a deep N-well CMOS process, according to an exemplary embodiment of the present invention.
- a P-base process is added to the deep N-well CMOS process illustrated in FIG. 3 .
- a positive-channel MOS (PMOS) transistor and a negative-channel MOS (NMOS) transistor which are implemented by a deep N-well CMOS process, are further illustrated in FIG. 4 .
- An N-well 133 forms a gate and P+ regions, that is, P+ ion implanted or diffused regions, 191 and 192 in the N-well 133 form a source and drain, thereby constructing a PMOS transistor.
- a P-well 134 forms a gate and N+ regions 193 and 194 in the P-well 134 form a source and drain, respectively, thereby constructing an NMOS transistor.
- PMOS transistors and NMOS transistors which are implemented by a deep N-well CMOS process, are widely known in the art. Thus, detailed descriptions thereof will be omitted.
- the N-wells 131 and 132 and a P-base 170 are formed on the deep N-well 120 , as illustrated in FIG. 4 , N+ or P+ ions are implanted or diffused into each of predetermined regions in the N-wells 131 and 132 and the P-base 170 , thereby forming the base contact regions 152 and 153 , the collector contact regions 154 and 155 , and the emitter contact region 151 .
- the N+ region 151 in the P-base 170 forms an emitter; the P-base 170 and the P+ contacts 152 and 153 form a base; and the deep N-well 120 , the N-wells 131 and 132 , and N+ regions 154 and 155 form a collector.
- a vertical NPN BJT denoted by reference numeral 180 can be implemented.
- a current gain ( ⁇ ) of a BJT is largely influenced by a base width In other words, when the base width decreases, the current gain increases and has high characteristics. Since the P-well 140 is so thick in the vertical BJT 160 illustrated in FIG. 3 , the current gain is low and has low characteristics. Since the P-base 170 is so thin in the vertical BJT 180 illustrated in FIG. 4 , the current gain has higher characteristics than in the vertical BJT 160 illustrated in FIG. 3 . That is, since the depth of the P-base 170 is less than that of the P-well 140 , performance of the vertical BJT 180 illustrated in FIG. 4 is better than that of the vertical BJT 160 illustrated in FIG. 3 .
- a vertical BJT implemented by a deep N-well CMOS process is used in a semiconductor circuit and, particularly, in a bandgap voltage reference circuit and a bandgap current reference circuit to improve the performance of semiconductor circuits requiring BJT operating characteristics.
- FIG. 5 is a diagram of a bandgap voltage reference circuit 500 according to an exemplary embodiment of the present invention.
- the bandgap voltage reference circuit 500 includes a first transistor Q 1 , a second transistor Q 2 , an amplifier AMP, and first through third resistors R 1 , R 2 , and R 3 .
- Each of the first and second transistors Q 1 and Q 2 is a vertical NPN BJT implemented by a deep N-well CMOS process.
- the first resistor R 1 is connected between a positive input terminal X of the amplifier AMP and an output node NO and the second resistor R 2 is connected between a negative input terminal Y of the amplifier AMP and the output node N 0 .
- the first transistor Q 1 is connected between the positive input terminal X of the amplifier AMP and ground.
- the third resistor R 3 and the second transistor Q 2 are connected in series between the negative input terminal Y of the amplifier AMP and the ground.
- a collector and a base are connected to each other.
- the bandgap voltage reference circuit 500 having the above-described structure is a sort of voltage reference circuit that generates a predetermined reference voltage V out , which is also called a bias voltage.
- the reference voltage V out is determined by Equation (1);
- V out V BE ⁇ ⁇ 2 + V T ⁇ ln ⁇ ⁇ n ⁇ ( 1 + R 2 R 3 ) , ( 1 )
- V BE2 is a base-emitter voltage of the second transistor Q 2
- V T is a thermal voltage
- n is a ratio of an emitter size of the second transistor Q 2 to an emitter size of the first transistor Q 1 .
- the reference voltage V out is calculated by adding the base-emitter voltage of the second transistor Q 2 to a value obtained by multiplying the thermal voltage V T by a predetermined factor
- the predetermined factor is determined by values of n, R 2 , and R 3 . Accordingly, a desired reference voltage V out can be obtained by adjusting the values of n, R 2 , and R 3 .
- the reference voltage V out generated by the bandgap voltage reference circuit 500 has an almost constant DC value regardless of temperature. Accordingly, the reference voltage V out generated by the bandgap voltage reference circuit 500 may be applied to a circuit needing a constant reference voltage that is, a constant bias voltage.
- FIG. 6 is a diagram of a bandgap voltage reference circuit 600 according to an exemplary embodiment of the present invention.
- the bandgap voltage reference circuit 600 includes a first transistor Q 1 , a second transistor Q 2 , an amplifier AMP, and first through fourth resistors R 1 , R 2 , R 3 , and R 4 .
- Each of the first and second transistors Q 1 and Q 2 is a vertical NPN BJT implemented by a deep N-well CMOS process.
- the third resistor R 3 is connected between a positive input terminal X of the amplifier AMP and an output node NO and the fourth resistor R 4 is connected between a negative input terminal Y of the amplifier AMP and the output node N 0 .
- the first transistor Q 1 is connected between the positive input terminal X of the amplifier AMP and a common node NC.
- the second transistor Q 2 and the second resistor R 2 are connected in series between the negative input terminal Y of the amplifier AMP and the common node NC.
- the first resistor R 1 is connected between the common node NC and ground. Bases of the first and second transistors Q 1 and Q 2 are connected to the output node N 0 .
- the bandgap voltage reference circuit 600 having the above-described structure is also a sort of voltage reference circuit that generates a predetermined reference voltage V out (which is also called a bias voltage).
- the reference voltage V out is determined by Equation (2):
- V out V BE ⁇ ⁇ 2 + 2 ⁇ V T ⁇ ( R 1 R 2 ) ⁇ ln ⁇ ⁇ n , ( 2 )
- V BE2 is a base-emitter voltage of the second transistor Q 2
- V T is a thermal voltage
- n is a ratio of an emitter size of the second transistor Q 2 to an emitter size of the first transistor Q 1 .
- the reference voltage V out is calculated by adding the base-emitter voltage of the second transistor Q 2 to a value obtained by multiplying the thermal voltage V T by a predetermined factor
- the reference voltage V out generated by the bandgap voltage reference circuit 600 has an almost constant DC value regardless of temperature. Accordingly, the reference voltage V out generated by the bandgap voltage reference circuit 600 may be applied to a circuit needing a constant reference voltage, for example, a circuit that requires a constant bias voltage.
- a bandgap voltage reference circuit when a bandgap voltage reference circuit is implemented using a vertical BJT implemented by a deep N-well CMOS process, it has better current drivability than a bandgap voltage reference circuit using a conventional lateral or substrate BJT.
- a bandgap voltage reference circuit with improved reproducibility, uniformity, and device matching can be provided.
- FIG. 7 is a diagram of a current reference circuit 700 according to an embodiment of the present invention.
- the current reference circuit 700 includes a first BJT Q 1 , a second BJT Q 2 , an amplifier AMP, first through third MOS transistors T 1 , T 2 , and T 3 , and a resistor R 1 .
- Each of the first and second BJTs Q 1 and Q 2 is a vertical NPN BJT implemented by a deep N-well CMOS process.
- the first MOS transistor T 1 is connected between a negative input terminal X of the amplifier AMP and a first node N 1 and the second MOS transistor T 2 is connected between a positive input terminal Y of the amplifier AMP and a second node N 2 .
- the first BJT Q 1 is connected between the negative input terminal X of the amplifier AMP and ground.
- the second BJT Q 2 and the resistor R 1 are connected in series between the positive input terminal Y of the amplifier AMP and ground.
- a collector and a base of the first BJT Q 1 and a base of the second BJT Q 2 are commonly connected to one another.
- Gates of the first through third MOS transistors T 1 , T 2 and T 3 are commonly connected to the output node N 2 of the amplifier AMP.
- the current reference circuit 700 having the above-described structure outputs a DC reference current I PTAT . which is also called a bias current, proportional to absolute temperature through the third MOS transistor T 3 . Accordingly, the current reference circuit 700 is generally proportional to the absolute temperature (PTAT) current reference circuit.
- collector currents I D1 and I D2 of the respective first and second BJTs Q 1 and Q 2 have a relationship defined as Equation (3):
- the reference current I PTAT is determined by the collector currents I D1 and I D2 of the respective first and second BJTs Q 1 and Q 2 . Accordingly, the reference current I PTAT is calculated by multiplying the thermal voltage V T by a predetermined factor
- the predetermined factor is determined by the values of “n” and R 1 . Accordingly, a desired reference current I PTAT can be obtained by adjusting the value of “n” and R 1 .
- the reference current I PTAT generated by the current reference circuit 700 has a value proportional to temperature.
- the current reference circuit 700 can be thought of as a kind of current source.
- the reference current I PTAT generated by the current reference circuit 700 may be applied to a circuit needing a constant reference current, that is, a bias current, through a current mirror circuit.
- a current reference circuit when a current reference circuit is implemented using a vertical BJT implemented by a deep N-well CMOS process, it has better current drivability than a current reference circuit using a conventional lateral or substrate BJT. In addition, a current reference circuit with improved reproducibility, uniformity, and device matching can be provided.
- a vertical BJT device manufactured using a deep N-well CMOS process has improved dynamic range of current and current drivability.
- a vertical BJT device is not sensitive to changes in process variables, for example, temperature, pressure, and voltage, thereby improving reproducibility, uniformity, and device matching.
- a vertical BJT device manufactured using a deep N-well CMOS process is used in a voltage reference circuit and a current reference circuit, thereby providing circuits having better reproducibility, uniformity, and device matching than circuits that use a lateral NPN/PNP device or substrate NPN/PNP device manufactured using a CMOS process.
Abstract
A voltage reference circuit and a current reference circuit using a vertical bipolar junction transistor (BJT) implemented by a deep N-well complementary metal-oxide semiconductor (CMOS) process, wherein the voltage reference circuit generates a constant reference voltage regardless of temperature and includes an amplifier element having a positive input terminal and a negative input terminal, a first transistor, and a second transistor. The first transistor is electrically connected to the positive input terminal and the second transistor is electrically connected to the negative input terminal. Each of the first and second transistors is a vertical BJT implemented by a deep N-well CMOS process, and the reference voltage is calculated by adding a base-emitter voltage of one of the first and second transistors to a value obtained by multiplying a thermal voltage by a predetermined factor. Accordingly, circuits having better reproducibility, uniformity, and device matching than circuits that use a lateral NPN/PNP device or substrate NPN/PNP device manufactured using a CMOS process are provided.
Description
This application claims the priority of Korean Patent Application No. 10-2006-0011310, filed on Feb. 6, 2006, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein in its entirety by reference.
1. Technical Field
The present disclosure relates to a semiconductor circuit and, more particularly, to a voltage reference circuit and a current reference circuit using a vertical bipolar junction transistor (BJT) implemented by a deep N-well complementary metal-oxide semiconductor (CMOS) process.
2. Discussion of the Related Art
Generally, a bipolar junction transistor (BJT) has better junction characteristics between elements than a metal-oxide semiconductor (MOS). Meanwhile, some circuits require BJT characteristics to perform a particular function. Accordingly, it is necessary to simultaneously implement a MOS device and a BJT device in a single process. A bipolar complementary metal-oxide semiconductor (BiCMOS) process referring to the integration of a CMOS device and a BJT device into a single device, however, requires higher manufacturing costs and a longer time for development, yet provides much lower digital circuit performance than a CMOS process. In addition, when a BJT is implemented using a CMOS process, the device characteristics of the BJT also decrease.
As is illustrated in FIG. 1A , a lateral PNP BJT Q1 can be obtained in a normal CMOS process. However, parasitic BJTs Q2 and Q3 are also generated during the process of obtaining the lateral PNP BJT Q1.
Referring to FIG. 1C , a lateral BJT (Q1) is formed among an emitter E, a base B, and a collector C and also a vertical parasitic BJT (Q2 or Q3) is formed among the emitter E, a gate G, and a substrate SUB.
As described above, due to a parasitic vertical BJT, the characteristics and particularly the current gain (β) of a lateral BJT implemented by a CMOS process decrease remarkably. In addition, the parasitic capacitance between a base that is, an N-well, and a substrate is large. In a lateral BJT implemented by a CMOS process, a base width is determined by a gate length (L) of a MOSFET. When the gate length decreases, the frequency characteristics and the current gain increase. Accordingly, the frequency characteristics and the current gain may be increased through the scale-down of the gate length. The lateral BJT, however, is degraded in reproducibility, uniformity device matching, and current drivability, whereby a circuit using this lateral BJT is eventually degraded.
Since collectors C are stuck in the substrate 20 in the substrate BJT usually used in a bandgap circuit it is difficult to use the substrate BJT in a circuit. In addition, the N-well 21 is so thick that BJT characteristics are decreased.
As described above, a lateral BJT and a substrate BJT, which are implemented by a CMOS process, have many drawbacks. Accordingly, technology capable of replacing lateral or substrate BJTs is desired for circuits implemented by a CMOS process and needing BJT operating characteristics.
Exemplary embodiments of the present invention provide a voltage reference circuit using a vertical bipolar junction transistor (BJT) device obtained through a deep N-well complementary metal-oxide semiconductor (CMOS) process, instead of using a lateral BJT or a substrate BJT device, to overcome drawbacks of the lateral BJT device and the substrate BJT device, thereby improving circuit performance.
Exemplary embodiments of the present invention provide a current reference circuit using a vertical BJT device obtained through a deep N-well CMOS process, instead of using a lateral BJT or a substrate BJT device, to overcome drawbacks of the lateral BJT device and the substrate BJT device, thereby improving circuit performance.
According to an exemplary embodiment of the present invention, there is provided a voltage reference circuit for generating a constant reference voltage regardless of the temperature. The voltage reference circuit includes an amplifier element having a positive input terminal and a negative input terminal, a first transistor, and a second transistor. The first transistor is electrically connected to the positive input terminal and the second transistor is electrically connected to the negative input terminal. Each of the first and second transistors is a vertical BJT implemented by a deep N-well CMOS process, and the reference voltage is calculated by adding a base-emitter voltage of one of the first and second transistors to a value obtained by multiplying a thermal voltage by a predetermined factor.
According to an exemplary embodiment of the present invention, there is provided a current reference circuit for generating a reference current proportional to temperature. The current reference circuit includes an amplifier element having a positive input terminal and a negative input terminal, a first transistor, a second transistor, and an output unit. The first transistor is connected between a first node and one of the positive input terminal and the negative input terminal. The second transistor is connected between a second node and the other of the positive input terminal and the negative input terminal. The output unit outputs the reference current in response to an output voltage of the amplifier element. Each of the first and second transistors is a vertical BJT implemented by a deep N-well CMOS process, and the reference current is calculated by multiplying a thermal voltage by a predetermined factor.
Exemplary embodiments of the present invention will be understood in more detail from the following descriptions taken in conjunction with the attached drawings in which;
When the deep N-well CMOS process described above is used, a vertical NPN BJT denoted by reference numeral 160 can be implemented.
In addition, a positive-channel MOS (PMOS) transistor and a negative-channel MOS (NMOS) transistor, which are implemented by a deep N-well CMOS process, are further illustrated in FIG. 4 . An N-well 133 forms a gate and P+ regions, that is, P+ ion implanted or diffused regions, 191 and 192 in the N-well 133 form a source and drain, thereby constructing a PMOS transistor. Meanwhile, a P-well 134 forms a gate and N+ regions 193 and 194 in the P-well 134 form a source and drain, respectively, thereby constructing an NMOS transistor. PMOS transistors and NMOS transistors, which are implemented by a deep N-well CMOS process, are widely known in the art. Thus, detailed descriptions thereof will be omitted.
When the P-base process is additionally performed, the N- wells 131 and 132 and a P-base 170 are formed on the deep N-well 120, as illustrated in FIG. 4 , N+ or P+ ions are implanted or diffused into each of predetermined regions in the N- wells 131 and 132 and the P-base 170, thereby forming the base contact regions 152 and 153, the collector contact regions 154 and 155, and the emitter contact region 151. In detail, the N+ region 151 in the P-base 170 forms an emitter; the P-base 170 and the P+ contacts 152 and 153 form a base; and the deep N-well 120, the N- wells 131 and 132, and N+ regions 154 and 155 form a collector.
When the deep N-well CMOS process described above is used, a vertical NPN BJT denoted by reference numeral 180 can be implemented.
A current gain (β) of a BJT is largely influenced by a base width In other words, when the base width decreases, the current gain increases and has high characteristics. Since the P-well 140 is so thick in the vertical BJT 160 illustrated in FIG. 3 , the current gain is low and has low characteristics. Since the P-base 170 is so thin in the vertical BJT 180 illustrated in FIG. 4 , the current gain has higher characteristics than in the vertical BJT 160 illustrated in FIG. 3 . That is, since the depth of the P-base 170 is less than that of the P-well 140, performance of the vertical BJT 180 illustrated in FIG. 4 is better than that of the vertical BJT 160 illustrated in FIG. 3 .
According to an exemplary embodiment of the present invention, instead of a lateral or substrate BJT device, a vertical BJT implemented by a deep N-well CMOS process is used in a semiconductor circuit and, particularly, in a bandgap voltage reference circuit and a bandgap current reference circuit to improve the performance of semiconductor circuits requiring BJT operating characteristics.
The first resistor R1 is connected between a positive input terminal X of the amplifier AMP and an output node NO and the second resistor R2 is connected between a negative input terminal Y of the amplifier AMP and the output node N0. The first transistor Q1 is connected between the positive input terminal X of the amplifier AMP and ground. The third resistor R3 and the second transistor Q2 are connected in series between the negative input terminal Y of the amplifier AMP and the ground. In each of the first and second transistors Q1 and Q2, a collector and a base are connected to each other.
The bandgap voltage reference circuit 500 having the above-described structure is a sort of voltage reference circuit that generates a predetermined reference voltage Vout, which is also called a bias voltage. The reference voltage Vout is determined by Equation (1);
where VBE2 is a base-emitter voltage of the second transistor Q2, VT is a thermal voltage, and “n” is a ratio of an emitter size of the second transistor Q2 to an emitter size of the first transistor Q1.
As is known from Equation (1), the reference voltage Vout is calculated by adding the base-emitter voltage of the second transistor Q2 to a value obtained by multiplying the thermal voltage VT by a predetermined factor
Here, the predetermined factor is determined by values of n, R2, and R3. Accordingly, a desired reference voltage Vout can be obtained by adjusting the values of n, R2, and R3.
The reference voltage Vout generated by the bandgap voltage reference circuit 500 has an almost constant DC value regardless of temperature. Accordingly, the reference voltage Vout generated by the bandgap voltage reference circuit 500 may be applied to a circuit needing a constant reference voltage that is, a constant bias voltage.
The third resistor R3 is connected between a positive input terminal X of the amplifier AMP and an output node NO and the fourth resistor R4 is connected between a negative input terminal Y of the amplifier AMP and the output node N0. The first transistor Q1 is connected between the positive input terminal X of the amplifier AMP and a common node NC. The second transistor Q2 and the second resistor R2 are connected in series between the negative input terminal Y of the amplifier AMP and the common node NC. The first resistor R1 is connected between the common node NC and ground. Bases of the first and second transistors Q1 and Q2 are connected to the output node N0.
The bandgap voltage reference circuit 600 having the above-described structure is also a sort of voltage reference circuit that generates a predetermined reference voltage Vout (which is also called a bias voltage). The reference voltage Vout is determined by Equation (2):
where VBE2 is a base-emitter voltage of the second transistor Q2, VT is a thermal voltage and “n” is a ratio of an emitter size of the second transistor Q2 to an emitter size of the first transistor Q1.
As is known from Equation (2), the reference voltage Vout is calculated by adding the base-emitter voltage of the second transistor Q2 to a value obtained by multiplying the thermal voltage VT by a predetermined factor
The predetermined factor is determined by values of n, R1, and R2. Accordingly, a desired reference voltage Vout can be obtained by adjusting the values of n, R1, and R2.
The reference voltage Vout generated by the bandgap voltage reference circuit 600 has an almost constant DC value regardless of temperature. Accordingly, the reference voltage Vout generated by the bandgap voltage reference circuit 600 may be applied to a circuit needing a constant reference voltage, for example, a circuit that requires a constant bias voltage.
As illustrated in FIGS. 5 and 6 , when a bandgap voltage reference circuit is implemented using a vertical BJT implemented by a deep N-well CMOS process, it has better current drivability than a bandgap voltage reference circuit using a conventional lateral or substrate BJT. In addition, a bandgap voltage reference circuit with improved reproducibility, uniformity, and device matching can be provided.
The first MOS transistor T1 is connected between a negative input terminal X of the amplifier AMP and a first node N1 and the second MOS transistor T2 is connected between a positive input terminal Y of the amplifier AMP and a second node N2. The first BJT Q1 is connected between the negative input terminal X of the amplifier AMP and ground. The second BJT Q2 and the resistor R1 are connected in series between the positive input terminal Y of the amplifier AMP and ground. A collector and a base of the first BJT Q1 and a base of the second BJT Q2 are commonly connected to one another.
Gates of the first through third MOS transistors T1, T2 and T3 are commonly connected to the output node N2 of the amplifier AMP.
The current reference circuit 700 having the above-described structure outputs a DC reference current IPTAT. which is also called a bias current, proportional to absolute temperature through the third MOS transistor T3. Accordingly, the current reference circuit 700 is generally proportional to the absolute temperature (PTAT) current reference circuit.
In the current reference circuit 700, collector currents ID1 and ID2 of the respective first and second BJTs Q1 and Q2 have a relationship defined as Equation (3):
where VT is a thermal voltage and “n” is a ratio of an emitter size of the second BJT Q2 to an emitter size of the first BJT Q1.
The reference current IPTAT is determined by the collector currents ID1 and ID2 of the respective first and second BJTs Q1 and Q2. Accordingly, the reference current IPTAT is calculated by multiplying the thermal voltage VT by a predetermined factor
The predetermined factor is determined by the values of “n” and R1. Accordingly, a desired reference current IPTAT can be obtained by adjusting the value of “n” and R1.
The reference current IPTAT generated by the current reference circuit 700 has a value proportional to temperature. The current reference circuit 700 can be thought of as a kind of current source. The reference current IPTAT generated by the current reference circuit 700 may be applied to a circuit needing a constant reference current, that is, a bias current, through a current mirror circuit.
As illustrated in FIG. 7 , when a current reference circuit is implemented using a vertical BJT implemented by a deep N-well CMOS process, it has better current drivability than a current reference circuit using a conventional lateral or substrate BJT. In addition, a current reference circuit with improved reproducibility, uniformity, and device matching can be provided.
A vertical BJT device manufactured using a deep N-well CMOS process has improved dynamic range of current and current drivability. In addition, a vertical BJT device is not sensitive to changes in process variables, for example, temperature, pressure, and voltage, thereby improving reproducibility, uniformity, and device matching.
As described above, according to exemplary embodiments of the present invention, instead of a lateral NPN/PNP device or substrate NPN/PNP device manufactured using a CMOS process, a vertical BJT device manufactured using a deep N-well CMOS process is used in a voltage reference circuit and a current reference circuit, thereby providing circuits having better reproducibility, uniformity, and device matching than circuits that use a lateral NPN/PNP device or substrate NPN/PNP device manufactured using a CMOS process.
While the present invention has been particularly shown and described with reference to exemplary embodiments thereof, it will be understood by those of ordinary skill in the art that various changes in form and details may be made therein without departing from the spirit and scope of the present invention as defined by the following claims.
Claims (4)
1. A voltage reference circuit for generating a constant reference voltage comprising:
an amplifier element having a positive input terminal and a negative input terminal;
a first transistor electrically connected to the positive input terminal; and
a second transistor electrically connected to the negative input terminal,
wherein each of the first and second transistors is a vertical bipolar junction transistor implemented by a deep N-well complementary metal-oxide semiconductor (CMOS) process, and the reference voltage is calculated by adding a base-emitter voltage of one of the first and second transistors to a value obtained by multiplying a thermal voltage by a predetermined factor, and
wherein bases of the respective first and second transistors are commonly connected to an output node of the amplifier element, and the second transistor is connected to a node having a predetermined voltage through a first resistor element.
2. The voltage reference circuit of claim 1 , further comprising:
a second resistor element connected between the positive input terminal and an output node of the amplifier element: and
a third resistor element connected between the negative input terminal and the output node of the amplifier element.
3. The voltage reference circuit of claim 2 wherein the predetermined factor is a function of a resistance value of the first resistor element, a resistance value of the second resistor element and a ratio of an emitter size of the second transistor to an emitter size of the first transistor.
4. The voltage reference circuit of claim 1 , wherein the deep N-well CMOS process comprises a P-base process.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR10-2006-0011310 | 2006-02-06 | ||
KR1020060011310A KR100756317B1 (en) | 2006-02-06 | 2006-02-06 | Voltage Reference Circuit and Current Reference Circuit using Vertical Bipolar Junction Transistor implemented by CMOS process |
Publications (2)
Publication Number | Publication Date |
---|---|
US20070182478A1 US20070182478A1 (en) | 2007-08-09 |
US7564298B2 true US7564298B2 (en) | 2009-07-21 |
Family
ID=38333438
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11/608,279 Expired - Fee Related US7564298B2 (en) | 2006-02-06 | 2006-12-08 | Voltage reference circuit and current reference circuit using vertical bipolar junction transistor implemented by deep n-well CMOS process |
Country Status (2)
Country | Link |
---|---|
US (1) | US7564298B2 (en) |
KR (1) | KR100756317B1 (en) |
Cited By (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN108628382A (en) * | 2017-03-16 | 2018-10-09 | 半导体组件工业公司 | low-voltage bandgap reference circuit |
US10120405B2 (en) | 2014-04-04 | 2018-11-06 | National Instruments Corporation | Single-junction voltage reference |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US20050099163A1 (en) * | 2003-11-08 | 2005-05-12 | Andigilog, Inc. | Temperature manager |
US7857510B2 (en) * | 2003-11-08 | 2010-12-28 | Carl F Liepold | Temperature sensing circuit |
EP2295944A2 (en) | 2009-09-09 | 2011-03-16 | Nxp B.V. | Temperature sensor |
US8446140B2 (en) * | 2009-11-30 | 2013-05-21 | Intersil Americas Inc. | Circuits and methods to produce a bandgap voltage with low-drift |
US8373229B2 (en) | 2010-08-30 | 2013-02-12 | Taiwan Semiconductor Manufacturing Company, Ltd. | Gate controlled bipolar junction transistor on fin-like field effect transistor (FinFET) structure |
KR101392569B1 (en) * | 2013-02-19 | 2014-05-08 | 주식회사 동부하이텍 | Bipolar junction transistor and method for manufacturing thereof |
CN104345765B (en) * | 2013-08-05 | 2016-01-20 | 日月光半导体制造股份有限公司 | Band gap generating circuit from reference voltage and the electronic system using it |
CN104900686B (en) * | 2014-03-03 | 2018-10-26 | 中芯国际集成电路制造(上海)有限公司 | Transistor and its manufacturing method |
US10234499B1 (en) * | 2016-08-01 | 2019-03-19 | Keysight Technologies, Inc. | Integrated circuit testing using on-chip electrical test structure |
US10042377B2 (en) | 2016-11-30 | 2018-08-07 | International Business Machines Corporation | Reference current circuit architecture |
KR20210121688A (en) | 2020-03-31 | 2021-10-08 | 에스케이하이닉스 주식회사 | Reference voltage circuit |
Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5011784A (en) * | 1988-01-21 | 1991-04-30 | Exar Corporation | Method of making a complementary BiCMOS process with isolated vertical PNP transistors |
KR20010011793A (en) | 1999-07-30 | 2001-02-15 | 윤종용 | Bicmos having cmos of soi structure and vertical bipolar transistor |
US6489835B1 (en) * | 2001-08-28 | 2002-12-03 | Lattice Semiconductor Corporation | Low voltage bandgap reference circuit |
US6511889B2 (en) * | 1998-07-16 | 2003-01-28 | Nec Corporation | Reference voltage supply circuit having reduced dispersion of an output voltage |
US6529066B1 (en) * | 2000-02-28 | 2003-03-04 | National Semiconductor Corporation | Low voltage band gap circuit and method |
KR20040006521A (en) | 2002-07-12 | 2004-01-24 | 한국과학기술원 | Direct Conversion Receiver Using Vertical Bipolar Junction Transistor Available in Deep n-well CMOS Technology |
KR20050007755A (en) | 2003-07-11 | 2005-01-21 | 한국과학기술원 | Circuit Using Vertical Bipolar Junction Transistor Available in Deep n-well CMOS Technology as a Current Source |
US6911862B2 (en) | 2002-10-04 | 2005-06-28 | Micron Technology, Inc. | Ultra-low current band-gap reference |
US7205755B2 (en) * | 2005-03-31 | 2007-04-17 | Renesas Technology Corp. | Semiconductor integrated circuit |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS6297363A (en) | 1985-10-23 | 1987-05-06 | Nec Corp | Reference-voltage generating circuit |
GB9417267D0 (en) * | 1994-08-26 | 1994-10-19 | Inmos Ltd | Current generator circuit |
KR20020049761A (en) * | 2000-12-20 | 2002-06-26 | 박종섭 | A CMOS bandgap reference voltage generator |
-
2006
- 2006-02-06 KR KR1020060011310A patent/KR100756317B1/en not_active IP Right Cessation
- 2006-12-08 US US11/608,279 patent/US7564298B2/en not_active Expired - Fee Related
Patent Citations (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5011784A (en) * | 1988-01-21 | 1991-04-30 | Exar Corporation | Method of making a complementary BiCMOS process with isolated vertical PNP transistors |
US6511889B2 (en) * | 1998-07-16 | 2003-01-28 | Nec Corporation | Reference voltage supply circuit having reduced dispersion of an output voltage |
KR20010011793A (en) | 1999-07-30 | 2001-02-15 | 윤종용 | Bicmos having cmos of soi structure and vertical bipolar transistor |
US6529066B1 (en) * | 2000-02-28 | 2003-03-04 | National Semiconductor Corporation | Low voltage band gap circuit and method |
US6489835B1 (en) * | 2001-08-28 | 2002-12-03 | Lattice Semiconductor Corporation | Low voltage bandgap reference circuit |
KR20040006521A (en) | 2002-07-12 | 2004-01-24 | 한국과학기술원 | Direct Conversion Receiver Using Vertical Bipolar Junction Transistor Available in Deep n-well CMOS Technology |
US6911862B2 (en) | 2002-10-04 | 2005-06-28 | Micron Technology, Inc. | Ultra-low current band-gap reference |
KR20050007755A (en) | 2003-07-11 | 2005-01-21 | 한국과학기술원 | Circuit Using Vertical Bipolar Junction Transistor Available in Deep n-well CMOS Technology as a Current Source |
US7205755B2 (en) * | 2005-03-31 | 2007-04-17 | Renesas Technology Corp. | Semiconductor integrated circuit |
Non-Patent Citations (1)
Title |
---|
Gromov, V. "Development of the Bandgap Voltage Reference Circuit, Featuring Dynamic-Threshold MOS Transistors (DTMOST's) in 0.13mum CMOS Technology.", NIKHEF, Kruislaan 409, Amsterdam, the Netherlands. May 10, 2004. |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10120405B2 (en) | 2014-04-04 | 2018-11-06 | National Instruments Corporation | Single-junction voltage reference |
CN108628382A (en) * | 2017-03-16 | 2018-10-09 | 半导体组件工业公司 | low-voltage bandgap reference circuit |
US10274982B2 (en) * | 2017-03-16 | 2019-04-30 | Semiconductor Components Industries, Llc | Temperature-compensated low-voltage bandgap reference |
CN108628382B (en) * | 2017-03-16 | 2020-07-10 | 半导体组件工业公司 | Low voltage bandgap reference circuit |
Also Published As
Publication number | Publication date |
---|---|
US20070182478A1 (en) | 2007-08-09 |
KR20070080153A (en) | 2007-08-09 |
KR100756317B1 (en) | 2007-09-06 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US7564298B2 (en) | Voltage reference circuit and current reference circuit using vertical bipolar junction transistor implemented by deep n-well CMOS process | |
KR940005987B1 (en) | Bandgap reference valtage circuit | |
JP3244057B2 (en) | Reference voltage source circuit | |
US6351111B1 (en) | Circuits and methods for providing a current reference with a controlled temperature coefficient using a series composite resistor | |
JP3246807B2 (en) | Semiconductor integrated circuit device | |
JP2615009B2 (en) | Field effect transistor current source | |
US7901134B2 (en) | Semiconductor temperature sensor | |
JP2001502435A (en) | Temperature detection circuit | |
US5296409A (en) | Method of making n-channel and p-channel junction field-effect transistors and CMOS transistors using a CMOS or bipolar/CMOS process | |
CN113110691B (en) | Voltage reference circuit and method for providing reference voltage | |
JP2000101403A (en) | Comparison, amplification and detection circuit | |
JP3517343B2 (en) | Self-correcting constant current circuit | |
JP2809768B2 (en) | Reference potential generation circuit | |
US5994177A (en) | Dynamic threshold MOSFET using accumulated base BJT level shifter for low voltage sub-quarter micron transistor | |
US5920111A (en) | CMOS OP-AMP circuit using BJT as input stage | |
CN113625818B (en) | Reference voltage source | |
US6797577B2 (en) | One mask PNP (or NPN) transistor allowing high performance | |
KR0158625B1 (en) | Bipola transistor circuit having free collector node | |
JP2001085548A (en) | BiCMOS ELEMENT, OPERATIONAL AMPLFIER, AND BGR CIRCUIT | |
KR100801056B1 (en) | Semiconductor Circuit using Vertical Bipolar Junction Transistor implemented by deep n-well CMOS process | |
US20210255656A1 (en) | Voltage reference circuit and method for providing reference voltage | |
JPS63169113A (en) | Resistor circuit network for semiconductor integrated circuit | |
JP4609308B2 (en) | Semiconductor circuit device | |
JPH06303052A (en) | Semiconductor integrated circuit | |
JPS6352467A (en) | Resistance element |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: SAMSUNG ELECTRONICS CO., LTD., KOREA, REPUBLIC OF Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MUN, HYUN-WON;NAM, IL-KU;LEE, SANG-YEOB;AND OTHERS;REEL/FRAME:018601/0711;SIGNING DATES FROM 20060927 TO 20060928 |
|
REMI | Maintenance fee reminder mailed | ||
LAPS | Lapse for failure to pay maintenance fees | ||
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20130721 |