|Publication number||US7570520 B2|
|Application number||US 11/616,665|
|Publication date||Aug 4, 2009|
|Filing date||Dec 27, 2006|
|Priority date||Dec 27, 2006|
|Also published as||US7768834, US20080158980, US20090257282|
|Publication number||11616665, 616665, US 7570520 B2, US 7570520B2, US-B2-7570520, US7570520 B2, US7570520B2|
|Inventors||Teruhiko Kamei, Yan Li|
|Original Assignee||Sandisk Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (63), Non-Patent Citations (11), Referenced by (94), Classifications (13), Legal Events (3)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The following application is cross-referenced and incorporated by reference herein in its entirety: U.S. patent application Ser. No. 11/616,647, entitled “Method For Programming With Initial Programming Voltage Based On Trial,” Inventors Teruhiko Kamei and Yan Li, filed on Dec. 27, 2006, incorporated herein by reference in its entirety.
1. Field of the Invention
The present invention relates to technology for non-volatile storage.
2. Description of the Related Art
Semiconductor memory has become more popular for use in various electronic devices. For example, non-volatile semiconductor memory is used in cellular telephones, digital cameras, personal digital assistants, mobile computing devices, non-mobile computing devices and other devices. Electrical Erasable Programmable Read Only Memory (EEPROM) and flash memory are among the most popular non-volatile semiconductor memories.
Both EEPROM and flash memory utilize a floating gate that is positioned above and insulated from a channel region in a semiconductor substrate. The floating gate is positioned between the source and drain regions. A control gate is provided over and insulated from the floating gate. The threshold voltage of the transistor is controlled by the amount of charge that is retained on the floating gate. That is, the minimum amount of voltage that must be applied to the control gate before the transistor is turned on to permit conduction between its source and drain is controlled by the level of charge on the floating gate.
When programming an EEPROM or flash memory device, such as a NAND flash memory device, typically a program voltage is applied to the control gate and the bit line is grounded. Electrons from the channel are injected into the floating gate. When electrons accumulate in the floating gate, the floating gate becomes negatively charged and the threshold voltage of the memory cell is raised so that the memory cell is in a programmed state. More information about programming can be found in U.S. Pat. No. 6,859,397, titled “Source Side Self Boosting Technique For Non-Volatile Memory,” and in U.S. Patent Application Publication 2005/0024939, titled “Detecting Over Programmed Memory,” both of which are incorporated herein by reference in their entirety.
Typically, the program voltage applied to the control gate during a program operation is applied as a series of pulses. In one embodiment, the magnitude of the pulses is increased with each successive pulse by a predetermined step size. In the periods between the program pulses, verify operations are carried out. For arrays of multi-state flash memory cells, the memory cells may perform a verification step of each state to allow a determination of whether the memory cell has reached its target level. For example, a multi-state memory cell capable of storing data in four states may need to perform verify operations for three compare points.
The magnitude of the initial program pulse is typically set during the manufacturing or testing phase using a process called trimming. A part is programmed multiple times, each time using a different magnitude for the initial program pulse. When a particular magnitude for the initial program pulse results in a successful programming of the part, then the part is configured to use that magnitude for the initial program pulse during user operation.
The choice of the magnitude of the program voltage is a compromise. Too high of a value will result in some memory cells being over-programmed, while too low of a value will result in longer programming times. Typically, users of non-volatile memory desire that the memory program quickly.
In some prior art devices, the same program signal is used for new devices that have not been significantly used (also called fresh devices) as well as heavily used devices. However, as a non-volatile memory device undergoes many programming cycles, charge becomes trapped in the insulation between the floating gate and the channel region. This trapping of charge shifts the threshold voltage to a higher level, which allows the memory cell to program quicker. If the magnitude of the program signal is set too high, even though it does not result in over programming of a fresh device, as that device becomes more heavily used then that device may experience over programming. Thus, new devices will have their program voltage set low enough to avoid over programming when the device is older. This lowering of the magnitude of the program voltage will reduce the speed at which the fresh device programs data.
Additional factors that have made it difficult to optimize the magnitude of the program voltage include temperature, back pattern, wafer variations, lot variations, wafer/lot/chip positions, and other factors.
A trial programming process is performed for a first set of one or more non-volatile storage elements to test usage of the non-volatile storage system. Based on this trial programming, a programming signal is calibrated by dynamically adjusting its initial magnitude. The calibrated programming signal is then used to program a second set of non-volatile storage elements (which may or may not include the first set).
One embodiment includes performing at least partial programming on a first set of one or more non-volatile storage elements, identifying one or more threshold voltage ranges for the first set of non-volatile storage elements after the partial programming, setting an initial magnitude of a set of programming pulses based on the identified one or more threshold voltage ranges for the first set of non-volatile storage elements, and programming a second set of non-volatile storage elements using the set of programming pulses with the initial magnitude.
One embodiment includes applying one or more programming pulses to control gates of a first set of non-volatile storage elements, performing one or more sensing operations on the first set of non-volatile storage elements to determine magnitude information for threshold voltages of the first non-volatile storage elements, setting an initial magnitude of a set of programming pulses based on the determined magnitude information for threshold voltages of the trial non-volatile storage elements, and programming a second set of non-volatile storage elements using the set of programming pulses with the initial magnitude.
One example implementation comprises a plurality of non-volatile storage elements and one or more managing circuits in communication with the plurality of non-volatile storage elements for performing the processes discussed herein. For example, in one embodiment the one or more managing circuits perform at least partial programming for a first set of one or more of the non-volatile storage elements, sense magnitude information for one or more threshold voltages of the first set of one or more non-volatile storage elements and program a second set of the non-volatile storage elements using a programming signal having a value based on the sensed magnitude information.
In another embodiment, the one or more managing circuits apply at least partial programming to a first set of the non-volatile storage elements and classify the first set of non-volatile storage elements into ranges of threshold voltages due to the partial programming. The one or more managing circuits set an initial magnitude of a set of programming pulses based on the classifying and program a second set of the non-volatile storage elements using the set of programming pulses with the initial magnitude.
One example structure includes a plurality of NAND strings, a plurality of bit lines, a plurality of word lines, one or more voltage generation circuits in communication with the word lines, one or more bit line control circuits in communication with the bit lines, and a control circuit in communication with the one or more bit line control circuits and the one or more voltage generation circuits. Each NAND string includes a plurality of non-volatile storage elements. Each bit line is connected to one of the NAND strings. Each word line is connected to one non-volatile storage element of each of the NAND strings. The control circuit causes the one or more voltage generation circuits to apply one or more programming pulses to a word line selected for programming. The control circuit also causes the one or more bit line control circuits to perform one or more sensing operations for a first set of non-volatile storage elements connected to the word line selected for programming to determine magnitude information for threshold voltages of the first set of non-volatile storage elements after the one or more programming pulses. The control circuit sets an initial magnitude of a set of programming pulses based on the determined magnitude information and causes programming of a second set of non-volatile storage elements connected to the word line selected for programming using the set of programming pulses with the initial magnitude.
One example of a flash memory system uses the NAND structure, which includes arranging multiple transistors in series, sandwiched between two select gates. The transistors in series and the select gates are referred to as a NAND string.
Note that although
A typical architecture for a flash memory system using a NAND structure will include several NAND strings. Each NAND string is connected to the source line by its source select gate controlled by select line SGS and connected to its associated bit line by its drain select gate controlled by select line SGD. Each bit line and the respective NAND string(s) that are connected to that bit line via a bit line contact comprise the columns of the array of memory cells. Bit lines are shared with multiple NAND strings. Typically, the bit line runs on top of the NAND strings in a direction perpendicular to the word lines and is connected to one or more sense amplifiers.
Each memory cell can store data (analog or digital). When storing one bit of digital data (referred to as a binary memory cell), the range of possible threshold voltages of the memory cell is divided into two ranges which are assigned logical data “1” and “0.” In one example of a NAND type flash memory, the threshold voltage is negative after the memory cell is erased, and defined as logic “1.” The threshold voltage after programming is positive and defined as logic “0.” When the threshold voltage is negative and a read is attempted by applying 0 volts to the control gate, the memory cell will turn on to indicate logic one is being stored. When the threshold voltage is positive and a read operation is attempted by applying 0 volts to the control gate, the memory cell will not turn on, which indicates that logic zero is stored.
A memory cell can also store multiple levels of information (referred to as a multi-state memory cell). In the case of storing multiple levels of data, the range of possible threshold voltages is divided into the number of levels of data. For example, if four levels of information is stored (two bits of data), there will be four threshold voltage ranges assigned to the data values “11”, “10”, “01”, and “00.” In one example of a NAND type memory, the threshold voltage after an erase operation is negative and defined as “11”. Positive threshold voltages are used for the data states of “10”, “01”, and “00.” If eight levels of information (or states) are stored (e.g. for three bits of data), there will be eight threshold voltage ranges assigned to the data values “000”, “001”, “010”, “011” “100”, “101”, “110” and “111” The specific relationship between the data programmed into the memory cell and the threshold voltage levels of the cell depends upon the data encoding scheme adopted for the cells. For example, U.S. Pat. No. 6,222,762 and U.S. Patent Application Publication No. 2004/0255090, both of which are incorporated herein by reference in their entirety, describe various data encoding schemes for multi-state flash memory cells. In one embodiment, data values are assigned to the threshold voltage ranges using a Gray code assignment so that if the threshold voltage of a floating gate erroneously shifts to its neighboring physical state, only one bit will be affected. In some embodiments, the data encoding scheme can be changed for different word lines, the data encoding scheme can be changed over time, or the data bits for random word lines may be inverted to reduce data pattern sensitivity and even wear on the memory cells.
Relevant examples of NAND type flash memories and their operation are provided in the following U.S. Patents/Patent Applications, all of which are incorporated herein by reference: U.S. Pat. Nos. 5,570,315; 5,774,397; 6,046,935; 6,456,528; and U.S. Pat. Publication No. US2003/0002348. The discussion herein can also apply to other types of flash memory in addition to NAND as well as other types of non-volatile memory.
Other types of non-volatile storage devices, in addition to NAND flash memory, can also be used. For example, a so called TANOS structure (consisting of a stacked layer of TaN—Al2O3—SiN—SiO2 on a silicon substrate), which is basically a memory cell using trapping of charge in a nitride layer (instead of a floating gate), can also be used with the present invention. Another type of memory cell useful in flash EEPROM systems utilizes a non-conductive dielectric material in place of a conductive floating gate to store charge in a non-volatile manner. Such a cell is described in an article by Chan et al., “A True Single-Transistor Oxide-Nitride-Oxide EEPROM Device,” IEEE Electron Device Letters, Vol. EDL-8, No. 3, March 1987, pp. 93-95. A triple layer dielectric formed of silicon oxide, silicon nitride and silicon oxide (“ONO”) is sandwiched between a conductive control gate and a surface of a semi-conductive substrate above the memory cell channel. The cell is programmed by injecting electrons from the cell channel into the nitride, where they are trapped and stored in a limited region. This stored charge then changes the threshold voltage of a portion of the channel of the cell in a manner that is detectable. The cell is erased by injecting hot holes into the nitride. See also Nozaki et al., “A 1-Mb EEPROM with MONOS Memory Cell for Semiconductor Disk Application,” IEEE Journal of Solid-State Circuits, Vol. 26, No. 4, April 1991, pp. 497-501, which describes a similar cell in a split-gate configuration where a doped polysilicon gate extends over a portion of the memory cell channel to form a separate select transistor. The foregoing two articles are incorporated herein by reference in their entirety. The programming techniques mentioned in section 1.2 of “Nonvolatile Semiconductor Memory Technology,” edited by William D. Brown and Joe E. Brewer, IEEE Press, 1998, incorporated herein by reference, are also described in that section to be applicable to dielectric charge-trapping devices. Other types of memory devices can also be used.
Control circuitry 220 cooperates with the read/write circuits 230A and 230B to perform memory operations on the memory array 200. The control circuitry 220 includes a state machine 222, an on-chip address decoder 224 and a power control module 226. The state machine 222 provides chip-level control of memory operations. The on-chip address decoder 224 provides an address interface between that used by the host or a memory controller to the hardware address used by the decoders 240A, 240B, 242A, and 242B. The power control module 226 controls the power and voltages supplied to the word lines and bit lines during memory operations. In one embodiment, power control module 226 includes one or more charge pumps that can create voltages larger than the supply voltage.
In one embodiment, one or any combination of control circuitry 220, power control circuit 226, decoder circuit 224, state machine circuit 222, decoder circuit 242A, decoder circuit 242B, decoder circuit 240A, decoder circuit 240B, read/write circuits 230A, read/write circuits 230B, and/or controller 244 can be referred to as one or more managing circuits.
A block contains a set of NAND stings which are accessed via bit lines (e.g., bit lines BL0-BL69623) and word lines (WL0, WL1, WL2, WL3).
In another embodiment, the bit lines are divided into even bit lines and odd bit lines. In an odd/even bit line architecture, memory cells along a common word line and connected to the odd bit lines are programmed at one time, while memory cells along a common word line and connected to even bit lines are programmed at another time.
Each block is typically divided into a number of pages. In one embodiment, a page is a unit of programming. One or more pages of data are typically stored in one row of memory cells. For example, one or more pages of data may be stored in memory cells connected to a common word line. A page can store one or more sectors. A sector includes user data and overhead data (also called system data). Overhead data typically includes header information and Error Correction Codes (ECC) that have been calculated from the user data of the sector. The controller (or other component) calculates the ECC when data is being programmed into the array, and also checks it when data is being read from the array. Alternatively, the ECCs and/or other overhead data are stored in different pages, or even different blocks, than the user data to which they pertain. A sector of user data is typically 512 bytes, corresponding to the size of a sector in magnetic disk drives. A large number of pages form a block, anywhere from 8 pages, for example, up to 32, 64, 128 or more pages. Different sized blocks can also be used.
Sense module 480 comprises sense circuitry 470 that determines whether a conduction current in a connected bit line is above or below a predetermined threshold level. In some embodiments, sense module 480 includes a circuit commonly referred to as a sense amplifier. Sense module 480 also includes a bit line latch 482 that is used to set a voltage condition on the connected bit line. For example, a predetermined state latched in bit line latch 482 will result in the connected bit line being pulled to a state designating program inhibit (e.g., Vdd).
Common portion 490 comprises a processor 492, a set of data latches 494 and an I/O Interface 496 coupled between the set of data latches 494 and data bus 420. Processor 492 performs computations. For example, one of its functions is to determine the data stored in the sensed memory cell and store the determined data in the set of data latches. The set of data latches 494 is used to store data bits determined by processor 492 during a read operation. It is also used to store data bits imported from the data bus 420 during a program operation. The imported data bits represent write data meant to be programmed into the memory. I/O interface 496 provides an interface between data latches 494 and the data bus 420.
During read or sensing, the operation of the system is under the control of state machine 222 that controls the supply of different control gate voltages to the addressed memory cell. As it steps through the various predefined control gate voltages corresponding to the various memory states supported by the memory, the sense module 480 may trip at one of these voltages and an output will be provided from sense module 480 to processor 492 via bus 472. At that point, processor 492 determines the resultant memory state by consideration of the tripping event(s) of the sense module and the information about the applied control gate voltage from the state machine via input lines 493. It then computes a binary encoding for the memory state and stores the resultant data bits into data latches 494. In another embodiment of the core portion, bit line latch 482 serves double duty, both as a latch for latching the output of the sense module 480 and also as a bit line latch as described above.
It is anticipated that some implementations will include multiple processors 492. In one embodiment, each processor 492 will include an output line (not depicted in
Data latch stack 494 contains a stack of data latches corresponding to the sense module. In one embodiment, there are three (or four or another number) data latches per sense module 480. In one embodiment, the latches are each one bit.
During program or verify, the data to be programmed is stored in the set of data latches 494 from the data bus 420. During the verify process, Processor 492 monitors the verified memory state relative to the desired memory state. When the two are in agreement, processor 492 sets the bit line latch 482 so as to cause the bit line to be pulled to a state designating program inhibit. This inhibits the cell coupled to the bit line from further programming even if it is subjected to programming pulses on its control gate. In other embodiments the processor initially loads the bit line latch 482 and the sense circuitry sets it to an inhibit value during the verify process.
In some implementations (but not required), the data latches are implemented as a shift register so that the parallel data stored therein is converted to serial data for data bus 420, and vice versa. In one preferred embodiment, all the data latches corresponding to the read/write block of m memory cells can be linked together to form a block shift register so that a block of data can be input or output by serial transfer. In particular, the bank of read/write modules is adapted so that each of its set of data latches will shift data in to or out of the data bus in sequence as if they are part of a shift register for the entire read/write block.
Additional information about the sensing operations and sense amplifiers can be found in (1) U.S. Patent Application Pub. No. 2004/0057287, “Non-Volatile Memory And Method With Reduced Source Line Bias Errors,” published on Mar. 25, 2004; (2) U.S. Patent Application Pub No. 2004/0109357, “Non-Volatile Memory And Method with Improved Sensing,” published on Jun. 10, 2004; (3) U.S. Patent Application Pub. No. 20050169082; (4) U.S. Patent Publication 2006/0221692, titled “Compensating for Coupling During Read Operations of Non-Volatile Memory,” Inventor Jian Chen, filed on Apr. 5, 2005; and (5) U.S. patent application Ser. No. 11/321,953, titled “Reference Sense Amplifier For Non-Volatile Memory, Inventors Siu Lung Chan and Raul-Adrian Cernea, filed on Dec. 28, 2005. All five of the immediately above-listed patent documents are incorporated herein by reference in their entirety.
At the end of a successful programming process (with verification), the threshold voltages of the memory cells should be within one or more distributions of threshold voltages for programmed memory cells or within a distribution of threshold voltages for erased memory cells, as appropriate.
Each distinct threshold voltage range of
In one embodiment, the two bits of data for each state are in different pages. With reference to state E of
In another embodiment, the two bits of data for each state are in the same page Although
In one embodiment, known as full sequence programming, memory cells can be programmed from the erased state E directly to any of the programmed states A, B or C. For example, a population of memory cells to be programmed may first be erased so that all memory cells in the population are in erased state E. While some memory cells are being programmed from state E to state A, other memory cells are being programmed from state E to state B and/or from state E to state C. Full sequence programming is graphically depicted by the three curved arrows of
The programming process of
In one embodiment, after a memory cell is programmed from state E to state B′, its neighbor memory cell (connected to WLn+1) in the NAND string will then be programmed with respect to its lower page. For example, after the lower page for a memory cell connected to WL0 is programmed, the lower page for a memory cell (the neighbor memory cell) on the same NAND string but connected to WL1 would be programmed. After programming the neighbor memory cell, the floating gate to floating gate coupling effect will raise the apparent threshold voltage of earlier memory cell to be programmed if that earlier memory cell had a threshold voltage raised from state E to state B′. This will have the effect of widening the threshold voltage distribution for state B′, as depicted by intermediate threshold voltage distribution 700 of
In one embodiment, a system can be set up to perform full sequence writing if enough data is being written to fill up a word line. If not enough data is being written, then the programming process can program the lower page with the data received. When subsequent data is received, the system will then program the upper page. In yet another embodiment, the system can start writing in the mode that programs the lower page and convert to full sequence programming mode if enough data is subsequently received to fill up an entire (or most of a) word line's memory cells. More details of such an embodiment are disclosed in U.S. Patent Application titled “Pipelined Programming of Non-Volatile Memories Using Early Data,” Pub. No. 2006/0126390, filed on Dec. 14, 2004, inventors Sergy Anatolievich Gorobets and Yan Li, incorporated herein by reference in its entirety.
Note that in some embodiments (but not all), memory cells are programmed from the source side to the drain side. For example, looking at
In one embodiment, memory cells of are pre-programmed to a common threshold voltage level (to achieve even wear on the memory cells and/or a common starting point for erase) and erased (in blocks or other units) prior to programming. In some cases, the memory cells are erased without the pre-programming. Memory cells are erased in one embodiment by raising the p-well to an erase voltage (e.g., 20 volts) for a sufficient period of time and grounding the word lines of a selected block while the source and bit lines are floating. Due to capacitive coupling, the unselected word lines, bit lines, select lines, and source are also raised to a significant fraction of the erase voltage. A strong electric field is thus applied to the tunnel oxide layers of selected memory cells and the data of the selected memory cells are erased as electrons of the floating gates are emitted to the substrate side, typically by a Fowler-Nordheim tunneling mechanism. As electrons are transferred from the floating gate to the p-well region, the threshold voltage of a selected cell is lowered. Erasing can be performed on the entire memory array, a block, or another unit of cells. After the block of memory cells is erased, the various memory cells can be programmed as described herein. Subsequent to erasing, soft programming can be performed to narrow the distribution of erased threshold voltages for the erased memory cells. Some memory cells may be in a deeper erased state than necessary as a result of the erase process. Soft programming can apply a small number of programming pulses to move the threshold voltage of the erased memory cells to a tighter threshold voltage distribution. Note that the erasing and soft programming may be performed once for a block prior to each page being programmed.
In some embodiments, a programming process is started by the controller issuing a “data load” command to the state machine. Address data designating the page address is provided to the decoder circuitry and a page of program data for the addressed page is input for programming. For example, 528 bytes of data could be input in one embodiment. That data is latched in the appropriate registers/latches for the selected bit lines. In some embodiments, the data is also latched in a second register for the selected bit lines to be used for verify operations. When the address and data are set, a “program” command is provided to the state machine by the controller. Triggered by the “program” command, the data will be programmed into the selected memory cells controlled by state machine 222 using a set of pulses applied to the appropriate word line based on the processes discussed herein, including the process of
In step 732 of
In step 734, one pulse of the program signal Vpgm is applied to the selected word line. In step 736, the data states of the selected memory cells are verified using the appropriate set of target levels (e.g., Vva, Vvb, Vvc). If it is detected that the threshold voltage of a selected memory cell has reached the appropriate target level, then the memory cell is locked out of future programming for the remainder of the process of
If, in step 738, it is determined that not all of the memory cells have reached their target states, then the programming process continues. In step 760, the program counter PC is checked against a program limit value. One example of a program limit value is 20; however, other values can be used. If the program counter PC is not less than the program limit value, then it is determined in step 766 whether the number of memory cells that have not been successfully programmed is equal to or less than a predetermined number. If the number of unsuccessfully programmed memory cells is equal to or less than the predetermined number, then the programming process is flagged as passed and a status of PASS is reported in step 768. In many cases, the memory cells that are not successfully programmed can be corrected using error correction during the read process. If, however, the number of unsuccessfully programmed memory cells is greater than the predetermined number, the program process is flagged as failed and a status of FAIL is reported In step 770.
If (in step 760) the program counter PC is less than the program limit value, then the magnitude of the Vpgm pulse is increased by the step size (e.g., 0.2-0.4 volt step size) and the program counter PC is incremented in step 762. After step 762, the process loops back to step 734 to apply the next Vpgm pulse.
In step 800 of
In one example, the memory cells that will store user data for a page and the trial memory cells for that page are all connected to the same word line. The memory cells subjected to trial programming and the memory cells storing user data can be part of the same page, or different pages. The trial memory cells can be memory cells designated to store system data such as HDR data (see
Other embodiments use redundant flash memory cells for the trial programming. Redundant memory cells are typically used to replace memory cells identified as malfunctioning (e.g., causing data errors).
In other embodiments, a set of memory cells can be included in a block for the specific purpose of being trial memory cells. In such a case, a block may contain 2-8 (or another number of) NAND strings that are only used for trial programming.
The number of trial memory cells can vary based on the implementation. In one embodiment, 2-8 trial memory cells can be used.
In one embodiment, the trial programming includes applying one programming pulse to the control gates of the trial memory cells. In other embodiments, more than one pulse is applied to the trial memory cells. The one programming pulse of the trial programming (or multiple pulses) will cause the threshold voltages of the trial memory cells to increase. To prevent over programming, the programming pulse of the trial programming can be made small enough to guarantee no over programming.
Step 802 of
Step 804 of
Vpgm(0)=Vpgm_nominal−3(DAC), if Vth_trial≧VtrH;
Vpgm(0)=Vpgm_nominal−2(DAC), if VtrH>Vth_trial≧VtrM;
Vpgm(0)=Vpgm_nominal−1(DAC), if VtrM>Vth_trial≧VtrL;
Vpgm(0)=Vpgm_nominal, if VtrL>Vth_trial;
where Vpgm_nominal is the standard magnitude of the first pulse without adjusting (can be set at 12-16 volts, depending on the design), Vth_trial is the result of the trial programming, and DAC is a voltage equal to the step size used in step 762 of
In another embodiment, the magnitude Vpgm(0) of the first pulse is set as follows:
Vpgm(0)=Vpgm_nominal, if Vth_trial≧VtrH;
Vpgm(0)=Vpgm_nominal+1(DAC), if VtrH>Vth_trial≧VtrM;
Vpgm(0)=Vpgm_nominal+2(DAC), if VtrM>Vth_trial>Vth_trial≧VtrL;
Vpgm(0)=Vpgm_nominal+3(DAC), if VtrL>Vth_trial;
Many other arrangements can also be used. The exact scheme for adjusting the magnitude Vpgm(0) of the first pulse can depend on the particular storage system being implemented.
In one embodiment, the results of step 802 are averaged to create Vth_trial. For example, if six trial memory cells were measured in step 802 to have their threshold voltages in the third range (VtrM>Vth_trial≧VtrL) and six trial memory cells were measured in step 802 to have their threshold voltages in the first range (Vth_trial≧VtrH), then the average is the second range and Vth_trial would be set to indicate the range VtrH>Vth_trial≧VtrM.
In another embodiment, Vth_trial is set to indicate the results from the fastest memory cell. For example, if three trial memory cells were measured to be in the fourth range (Vth_trial<VtrL), six trial memory cells were measured to have their threshold voltages in the third range (VtrM>Vth_trial≧VtrL), six trial memory cells were measured to have their threshold voltages in the second range (VtrH>Vth_trial≧VtrM), and one trial memory cell was measured to have its threshold voltage in the first range (Vth_trial≧VtrH), then Vth_trial is set to indicate the first range Vth_trial≧VtrH.
After setting the magnitude of the first programming pulse, the memory cells that are to store user data are programmed in step 806 using a set of programming pulse with the first pulse having the magnitude set in step 804. The programming of step 806 includes one or more iterations of the process of
In one embodiment, the process of
Each step 904, 906, 908, . . . 910 of programming a page includes performing the process of
In some embodiments, the memory cells programmed in step 1010 include the trial memory cells. That is, some embodiments perform the trial programming on memory cells targeted to store user data and, in that case, step 1010 includes completing the programming of user data into the memory cells that were subjected to trial programming.
There are many ways to measure the conduction current of a memory cell during a read or verify operation. In one example, the conduction current of a memory cell is measured by the rate it discharges or charges a dedicated capacitor in the sense amplifier. In another example, the conduction current of the selected memory cell allows (or fails to allow) the NAND string that included the memory cell to discharge the bit line. The charge on the bit line is measured after a period of time to see whether it has been discharged or not. Additional information about the read operations and sense amplifiers can be found in (1) U.S. Patent Application Pub. No. 2004/0057287, “Non-Volatile Memory And Method With Reduced Source Line Bias Errors,” published on Mar. 25, 2004; (2) U.S. Patent Application Pub No. 2004/0109357, “Non-Volatile Memory And Method with Improved Sensing,” published on Jun. 10, 2004; (3) U.S. Patent Application Pub. No. 20050169082; (4) U.S. Patent Publication 2006/0221692, titled “Compensating for Coupling During Read Operations of Non-Volatile Memory,” Inventor Jian Chen, filed on Apr. 5, 2005; (5) U.S. patent application Ser. No. 11/321,953, titled “Reference Sense Amplifier For Non-Volatile Memory, Inventors Siu Lung Chan and Raul-Adrian Cernea, filed on Dec. 28, 2005. All five of the immediately above-listed patent documents are incorporated herein by reference in their entirety.
In step 1100 of
In step 1106, a second compare voltage (e.g., VtM) is applied to the selected word line WLn. In step 1108, the bit lines associated with the page are sensed to determine whether the addressed memory cells turn on or do not turn on based on the application of the first compare voltage to their control gates. Bit lines that conduct indicate that the memory cells were turned on; therefore, the threshold voltages of those memory cells are below the second compare voltage. In step 1110, the result of the sensing for the bit lines is stored in the appropriate latches for those bit lines. Instead of sensing the bit lines voltage, capacitors can be sensed in the sense amplifier, as mentioned above.
In step 1112, a third compare voltage (e.g., VtH) is applied to the selected word line WLn. In step 1114, the bit lines associated with the page are sensed to determine whether the addressed memory cells turn on or do not turn on based on the application of the first compare voltage to their control gates. Bit lines that conduct indicate that the memory cells were turned on; therefore, the threshold voltages of those memory cells are below the second compare voltage. In step 1116 the result of the sensing for the bit lines is stored in the appropriate latches for those bit lines. Instead of sensing the bit lines voltage, capacitors can be sensed in the sense amplifier, as mentioned above.
In step 1118, the memory cells connected to the selected word lines are classified based on the results of the three sensing operations. For example, the memory cells are tested as to whether they are in a first range of threshold voltages below VtL, a second range of threshold voltages greater than or equal to VtL and less than VtM, a third range of threshold voltages greater than or equal to VtM and less than VtH, or a fourth range of threshold voltages greater than or equal to VtH. In another embodiment, the first range and the second range can be combined to a single range. More or less than four ranges can be used, and other ranges can be used. In one embodiment, the classification is performed by processor 492 at the end of the process. In another embodiment, processor 492 determines the ranges on the fly, such that as each sensing operation is performed the data analysis is updated. Processor 492 will store the determined range indications in the appropriate latches for each bit line. In other embodiments, the state machine or other component can be used to determine the ranges.
In step 1200 of
In one embodiment, the process of
The foregoing detailed description of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed. Many modifications and variations are possible in light of the above teaching. The described embodiments were chosen in order to best explain the principles of the invention and its practical application, to thereby enable others skilled in the art to best utilize the invention in various embodiments and with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the claims appended hereto.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4357685||Jul 14, 1980||Nov 2, 1982||Sgs-Ates Componenti Elettronici S.P.A.||Method of programming an electrically alterable nonvolatile memory|
|US4627027||Aug 23, 1983||Dec 2, 1986||Sanyo Electric Co., Ltd.||Analog storing and reproducing apparatus utilizing non-volatile memory elements|
|US5220531||Jan 2, 1991||Jun 15, 1993||Information Storage Devices, Inc.||Source follower storage cell and improved method and apparatus for iterative write for integrated circuit analog signal recording and playback|
|US5280446||Jun 8, 1992||Jan 18, 1994||Bright Microelectronics, Inc.||Flash eprom memory circuit having source side programming|
|US5386422||Apr 19, 1994||Jan 31, 1995||Kabushiki Kaisha Toshiba||Electrically erasable and programmable non-volatile memory system with write-verify controller using two reference levels|
|US5412601||Aug 30, 1993||May 2, 1995||Nippon Steel Corporation||Non-volatile semiconductor memory device capable of storing multi-value data in each memory cell|
|US5570315||Sep 21, 1994||Oct 29, 1996||Kabushiki Kaisha Toshiba||Multi-state EEPROM having write-verify control circuit|
|US5623442||Jun 8, 1994||Apr 22, 1997||Nkk Corporation||Memory cells and memory devices with a storage capacitor of parasitic capacitance and information storing method using the same|
|US5712815||Apr 22, 1996||Jan 27, 1998||Advanced Micro Devices, Inc.||Multiple bits per-cell flash EEPROM capable of concurrently programming and verifying memory cells and reference cells|
|US5729494||Sep 19, 1996||Mar 17, 1998||Nkk Corporation||Non-volatile memory with floating gate type cell transistors and method for adjusting threshold valves of these transistors|
|US5761222||Oct 2, 1995||Jun 2, 1998||Sgs-Thomson Microelectronics, S.R.L.||Memory device having error detection and correction function, and methods for reading, writing and erasing the memory device|
|US5774397||Sep 10, 1996||Jun 30, 1998||Kabushiki Kaisha Toshiba||Non-volatile semiconductor memory device and method of programming a non-volatile memory cell to a predetermined state|
|US5801989||Dec 9, 1996||Sep 1, 1998||Samsung Electronics, Co., Ltd.||Method and apparatus for optimizing erase and program times for a non-volatile memory device|
|US5812457||Sep 9, 1997||Sep 22, 1998||Sony Corporation||Semiconductor NAND type flash memory with incremental step pulse programming|
|US5870334||Jun 11, 1997||Feb 9, 1999||Kabushiki Kaisha Toshiba||Nonvolatile semiconductor memory device|
|US5909387 *||Jun 2, 1997||Jun 1, 1999||Invox Technology||Memory architecture for recording of multiple messages|
|US5912836||Dec 1, 1997||Jun 15, 1999||Amic Technology, Inc.||Circuit for detecting both charge gain and charge loss properties in a non-volatile memory array|
|US5943260||Feb 20, 1998||Aug 24, 1999||Nec Corporation||Method for high-speed programming of a nonvolatile semiconductor memory device|
|US5949714||Nov 13, 1998||Sep 7, 1999||Kabushiki Kaisha Toshiba||Nonvolatile semiconductor memory device|
|US5969990||Jan 29, 1998||Oct 19, 1999||Sony Corporation||Nonvolatile memory array with NAND string memory cell groups selectively connected to sub bit lines|
|US6046935||Jan 27, 1999||Apr 4, 2000||Kabushiki Kaisha Toshiba||Semiconductor device and memory system|
|US6125052||Sep 14, 1998||Sep 26, 2000||Kabushiki Kaisha Toshiba||Semiconductor memory device|
|US6192445||Jul 22, 1998||Feb 20, 2001||Altera Corporation||System and method for programming EPROM cells using shorter duration pulse(s) in repeating the programming process of a particular cell|
|US6222762||Aug 7, 1997||Apr 24, 2001||Sandisk Corporation||Multi-state memory|
|US6266270||Jul 21, 1999||Jul 24, 2001||Sony Corporation||Non-volatile semiconductor memory and programming method of the same|
|US6301151||Aug 9, 2000||Oct 9, 2001||Information Storage Devices, Inc.||Adaptive programming method and apparatus for flash memory analog storage|
|US6301161||Apr 25, 2000||Oct 9, 2001||Winbond Electronics Corporation||Programming flash memory analog storage using coarse-and-fine sequence|
|US6424566||Feb 8, 2001||Jul 23, 2002||Advanced Micro Devices, Inc.||Program reconnaissance to eliminate variations in vt distributions of multi-level cell flash memory designs|
|US6456528||Sep 17, 2001||Sep 24, 2002||Sandisk Corporation||Selective operation of a multi-state non-volatile memory system in a binary mode|
|US6522580||Jun 27, 2001||Feb 18, 2003||Sandisk Corporation||Operating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states|
|US6525964||Dec 21, 2001||Feb 25, 2003||Kabushiki Kaisha Toshiba||Semiconductor memory device|
|US6529412||Jan 16, 2002||Mar 4, 2003||Advanced Micro Devices, Inc.||Source side sensing scheme for virtual ground read of flash eprom array with adjacent bit precharge|
|US6735114||Feb 4, 2003||May 11, 2004||Advanced Micro Devices, Inc.||Method of improving dynamic reference tracking for flash memory unit|
|US6738289||Feb 26, 2001||May 18, 2004||Sandisk Corporation||Non-volatile memory with improved programming and method therefor|
|US6859397||Mar 5, 2003||Feb 22, 2005||Sandisk Corporation||Source side self boosting technique for non-volatile memory|
|US6888758||Jan 21, 2004||May 3, 2005||Sandisk Corporation||Programming non-volatile memory|
|US6917542||Jul 29, 2003||Jul 12, 2005||Sandisk Corporation||Detecting over programmed memory|
|US6924663||Dec 24, 2002||Aug 2, 2005||Fujitsu Limited||Programmable logic device with ferroelectric configuration memories|
|US7023737||Aug 1, 2005||Apr 4, 2006||Sandisk Corporation||System for programming non-volatile memory with self-adjusting maximum program loop|
|US7092290||Nov 16, 2004||Aug 15, 2006||Sandisk Corporation||High speed programming system with reduced over programming|
|US7254071 *||Jan 12, 2006||Aug 7, 2007||Sandisk Corporation||Flash memory devices with trimmed analog voltages|
|US20020118574||Feb 26, 2001||Aug 29, 2002||Geoffrey Gongwer||Non-volatile memory with improved programming and method therefor|
|US20020191444||Apr 9, 2002||Dec 19, 2002||Stmicroelectronics S.R.I.||Method for programming nonvolatile memory cells with program and verify algorithm using a staircase voltage with varying step amplitude|
|US20030112663||Dec 18, 2001||Jun 19, 2003||Quader Khandker N.||Method and system for programming and inhibiting multi-level, non-volatile memory cells|
|US20030147278||Jan 22, 2002||Aug 7, 2003||Kabushiki Kaisha Toshiba||Non-volatile semiconductor memory device adapted to store a multi-valued data in a single memory cell|
|US20040109362||Dec 5, 2002||Jun 10, 2004||Gongwer Geoffrey S.||Smart verify for multi-state memories|
|US20040255090||Jun 13, 2003||Dec 16, 2004||Guterman Daniel C.||Tracking cells for a memory system|
|US20050024939||Jul 29, 2003||Feb 3, 2005||Jian Chen||Detecting over programmed memory|
|US20050083735||Oct 20, 2003||Apr 21, 2005||Jian Chen||Behavior based programming of non-volatile memory|
|US20060126390||Dec 14, 2004||Jun 15, 2006||Gorobets Sergey A||Pipelined programming of non-volatile memories using early data|
|US20060221692||Apr 5, 2005||Oct 5, 2006||Jian Chen||Compensating for coupling during read operations on non-volatile memory|
|US20060274583||Jun 3, 2005||Dec 7, 2006||Jeffrey Lutze||Starting program voltage shift with cycling of non-volatile memory|
|US20070159888 *||Jan 12, 2006||Jul 12, 2007||Loc Tu||Flash memory devices with trimmed analog voltages|
|US20070159891 *||Jan 12, 2006||Jul 12, 2007||Loc Tu||Trimming of analog voltages in flash memory devices|
|US20070253248||Sep 11, 2006||Nov 1, 2007||Eduardo Maayan||Method for programming a reference cell|
|EP1227501A2||Nov 1, 2001||Jul 31, 2002||Saifun Semiconductors Ltd.||Programming and erasing methods for an NROM array|
|EP1333445A2||Jan 30, 2003||Aug 6, 2003||Saifun Semiconductors Ltd.||Method for operating a memory device|
|EP1341185A1||Feb 26, 2003||Sep 3, 2003||SanDisk Corporation||Operating techniques for reducing the program and read disturbs of a non-volatile memory|
|WO1996041346A1||Jun 7, 1995||Dec 19, 1996||Chen Chia Shing||Automatic programming algorithm for page mode flash memory with variable programming pulse height and pulse width|
|WO1998028745A1||Oct 23, 1997||Jul 2, 1998||Intel Corp||Nonvolatile writeable memory with fast programming capability|
|WO2005024939A1||Aug 3, 2004||Mar 17, 2005||Gen Electric||SOLVENT-MODIFIED RESIN SYSTEM CONTAINING FILLER THAT HAS HIGH Tg, TRANSPARENCY AND GOOD RELIABILITY IN WAFER LEVEL UNDERFILL APPLICATIONS|
|WO2005073975A2||Jan 14, 2005||Aug 11, 2005||Yupin Fong||Efficient verification for coarse/fine programming of non-volatile memory|
|WO2008033679A2||Aug 30, 2007||Mar 20, 2008||Sandisk Corp||Non-volatile memory and method for reduced erase/write cycling during trimming of initial programming voltage|
|1||Chen, U.S. Appl. No. 11/272,335, titled "Reverse Coupling Effect With Timing Information," filed on Nov. 10, 2005.|
|2||Choi, et al., A Novel Booster Plate Technology in High Density NAND Flash Memories for voltage Scaling-down and Zero Progam Disturbance, Samsung electronics Co., LTD., pp. 238, date 1996.|
|3||Hosono, et al., A High Speed Failure Bit Counter for the Pseudo Pass Scheme (PPS) in Program Operation for Giga Bit NAND Flash, Toshiba Corporation, pp. 23-26, date 2002.|
|4||International Search Report dated Jul. 2, 2008, PCT Patent Appl. No. PCT/US2007/088777, filed Dec. 24, 2007.|
|5||Notice of Allowance dated Mar. 23, 2009, U.S. Appl. No. 11/616,647, filed Dec. 27, 2006.|
|6||Office Action dated Jun. 23, 2008 in U.S. Appl. No. 11/616,647.|
|7||Office Action dated Nov. 20, 2008, U.S. Appl. No. 11/616,647, filed Dec. 27, 2006.|
|8||Response to Office Action dated Feb. 12, 2009, U.S. Appl. No. 11/616,647, filed Dec. 27, 2006.|
|9||Response to Office Action dated Sep. 26, 2008, U.S. Appl. No. 11/616,647, filed Dec. 27, 2006.|
|10||U.S. Appl. No. 11/616,647, filed Dec. 27, 2006.|
|11||Written Opinion of the International Searching Authority dated Jul. 2, 2008, PCT Patent Appl. No. PCT/US2007/088777, filed Dec. 24, 2007.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7697326||May 10, 2007||Apr 13, 2010||Anobit Technologies Ltd.||Reducing programming error in memory devices|
|US7706182 *||Dec 3, 2007||Apr 27, 2010||Anobit Technologies Ltd.||Adaptive programming of analog memory cells using statistical characteristics|
|US7751240||Jan 24, 2008||Jul 6, 2010||Anobit Technologies Ltd.||Memory device with negative thresholds|
|US7773413||Oct 5, 2008||Aug 10, 2010||Anobit Technologies Ltd.||Reliable data storage in analog memory cells in the presence of temperature variations|
|US7821826||Oct 30, 2007||Oct 26, 2010||Anobit Technologies, Ltd.||Memory cell readout using successive approximation|
|US7864573||Feb 23, 2009||Jan 4, 2011||Anobit Technologies Ltd.||Programming analog memory cells for reduced variance after retention|
|US7881107||Apr 12, 2010||Feb 1, 2011||Anobit Technologies Ltd.||Memory device with negative thresholds|
|US7900102||Dec 17, 2007||Mar 1, 2011||Anobit Technologies Ltd.||High-speed programming of memory devices|
|US7924587||Feb 19, 2009||Apr 12, 2011||Anobit Technologies Ltd.||Programming of analog memory cells using a single programming pulse per state transition|
|US7924613||Jul 6, 2009||Apr 12, 2011||Anobit Technologies Ltd.||Data storage in analog memory cells with protection against programming interruption|
|US7924648||Nov 27, 2007||Apr 12, 2011||Anobit Technologies Ltd.||Memory power and performance management|
|US7925936||Jul 11, 2008||Apr 12, 2011||Anobit Technologies Ltd.||Memory device with non-uniform programming levels|
|US7975192||Oct 30, 2007||Jul 5, 2011||Anobit Technologies Ltd.||Reading memory cells using multiple thresholds|
|US7995388||Aug 4, 2009||Aug 9, 2011||Anobit Technologies Ltd.||Data storage using modified voltages|
|US8000135||Sep 13, 2009||Aug 16, 2011||Anobit Technologies Ltd.||Estimation of memory cell read thresholds by sampling inside programming level distribution intervals|
|US8000141||Oct 15, 2008||Aug 16, 2011||Anobit Technologies Ltd.||Compensation for voltage drifts in analog memory cells|
|US8001320||Mar 10, 2008||Aug 16, 2011||Anobit Technologies Ltd.||Command interface for memory devices|
|US8050086||May 10, 2007||Nov 1, 2011||Anobit Technologies Ltd.||Distortion estimation and cancellation in memory devices|
|US8059457||Mar 17, 2009||Nov 15, 2011||Anobit Technologies Ltd.||Memory device with multiple-accuracy read commands|
|US8060806||Aug 27, 2007||Nov 15, 2011||Anobit Technologies Ltd.||Estimation of non-linear distortion in memory devices|
|US8068360||Jul 23, 2008||Nov 29, 2011||Anobit Technologies Ltd.||Reading analog memory cells using built-in multi-threshold commands|
|US8085586||Dec 25, 2008||Dec 27, 2011||Anobit Technologies Ltd.||Wear level estimation in analog memory cells|
|US8116131 *||Nov 4, 2008||Feb 14, 2012||Samsung Electronics Co., Ltd.||Programming method for non-volatile memory device|
|US8145984||May 24, 2011||Mar 27, 2012||Anobit Technologies Ltd.||Reading memory cells using multiple thresholds|
|US8151163||Dec 3, 2007||Apr 3, 2012||Anobit Technologies Ltd.||Automatic defect management in memory devices|
|US8151166||Feb 26, 2008||Apr 3, 2012||Anobit Technologies Ltd.||Reduction of back pattern dependency effects in memory devices|
|US8156398||Feb 3, 2009||Apr 10, 2012||Anobit Technologies Ltd.||Parameter estimation based on error correction code parity check equations|
|US8156403||May 10, 2007||Apr 10, 2012||Anobit Technologies Ltd.||Combined distortion estimation and error correction coding for memory devices|
|US8169825||Sep 1, 2009||May 1, 2012||Anobit Technologies Ltd.||Reliable data storage in analog memory cells subjected to long retention periods|
|US8174857||Dec 30, 2009||May 8, 2012||Anobit Technologies Ltd.||Efficient readout schemes for analog memory cell devices using multiple read threshold sets|
|US8174905||Mar 11, 2010||May 8, 2012||Anobit Technologies Ltd.||Programming orders for reducing distortion in arrays of multi-level analog memory cells|
|US8208304||Nov 15, 2009||Jun 26, 2012||Anobit Technologies Ltd.||Storage at M bits/cell density in N bits/cell analog memory cell devices, M>N|
|US8209588||Dec 11, 2008||Jun 26, 2012||Anobit Technologies Ltd.||Efficient interference cancellation in analog memory cell arrays|
|US8225181||Nov 26, 2008||Jul 17, 2012||Apple Inc.||Efficient re-read operations from memory devices|
|US8228701||Feb 28, 2010||Jul 24, 2012||Apple Inc.||Selective activation of programming schemes in analog memory cell arrays|
|US8230300||Jul 24, 2012||Apple Inc.||Efficient readout from analog memory cells using data compression|
|US8234545||May 12, 2008||Jul 31, 2012||Apple Inc.||Data storage with incremental redundancy|
|US8238157||Apr 11, 2010||Aug 7, 2012||Apple Inc.||Selective re-programming of analog memory cells|
|US8239734||Oct 15, 2009||Aug 7, 2012||Apple Inc.||Efficient data storage in storage device arrays|
|US8239735||May 10, 2007||Aug 7, 2012||Apple Inc.||Memory Device with adaptive capacity|
|US8248831||Dec 30, 2009||Aug 21, 2012||Apple Inc.||Rejuvenation of analog memory cells|
|US8259497||Aug 6, 2008||Sep 4, 2012||Apple Inc.||Programming schemes for multi-level analog memory cells|
|US8259506||Mar 22, 2010||Sep 4, 2012||Apple Inc.||Database of memory read thresholds|
|US8261159||Oct 28, 2009||Sep 4, 2012||Apple, Inc.||Data scrambling schemes for memory devices|
|US8270246||Nov 4, 2008||Sep 18, 2012||Apple Inc.||Optimized selection of memory chips in multi-chips memory devices|
|US8369141||Mar 11, 2008||Feb 5, 2013||Apple Inc.||Adaptive estimation of memory cell read thresholds|
|US8397131||Dec 30, 2009||Mar 12, 2013||Apple Inc.||Efficient readout schemes for analog memory cell devices|
|US8400858||Aug 22, 2011||Mar 19, 2013||Apple Inc.||Memory device with reduced sense time readout|
|US8411501||Feb 14, 2012||Apr 2, 2013||Samsung Electronics Co., Ltd.||Programming method for non-volatile memory device|
|US8429493||Apr 16, 2008||Apr 23, 2013||Apple Inc.||Memory device with internal signap processing unit|
|US8479080||Jun 24, 2010||Jul 2, 2013||Apple Inc.||Adaptive over-provisioning in memory systems|
|US8482978||Jun 28, 2011||Jul 9, 2013||Apple Inc.|
|US8493781 *||Jul 28, 2011||Jul 23, 2013||Apple Inc.||Interference mitigation using individual word line erasure operations|
|US8495465||Sep 27, 2010||Jul 23, 2013||Apple Inc.||Error correction coding over multiple memory pages|
|US8498151||Aug 4, 2009||Jul 30, 2013||Apple Inc.||Data storage in analog memory cells using modified pass voltages|
|US8526236 *||Sep 13, 2012||Sep 3, 2013||Micron Technology, Inc.||Programming methods for a memory device|
|US8527819||Oct 12, 2008||Sep 3, 2013||Apple Inc.||Data storage in analog memory cell arrays having erase failures|
|US8570804||Sep 22, 2011||Oct 29, 2013||Apple Inc.||Distortion estimation and cancellation in memory devices|
|US8572311||Jan 10, 2011||Oct 29, 2013||Apple Inc.||Redundant data storage in multi-die memory systems|
|US8572423||Feb 6, 2011||Oct 29, 2013||Apple Inc.||Reducing peak current in memory systems|
|US8595591||Jul 6, 2011||Nov 26, 2013||Apple Inc.||Interference-aware assignment of programming levels in analog memory cells|
|US8599611||Sep 22, 2011||Dec 3, 2013||Apple Inc.||Distortion estimation and cancellation in memory devices|
|US8645794 *||Jul 28, 2011||Feb 4, 2014||Apple Inc.||Data storage in analog memory cells using a non-integer number of bits per cell|
|US8677054||Dec 9, 2010||Mar 18, 2014||Apple Inc.||Memory management schemes for non-volatile memory devices|
|US8677203||Jan 10, 2011||Mar 18, 2014||Apple Inc.||Redundant data storage schemes for multi-die memory systems|
|US8694814||Sep 12, 2010||Apr 8, 2014||Apple Inc.||Reuse of host hibernation storage space by memory controller|
|US8694853||Apr 17, 2011||Apr 8, 2014||Apple Inc.||Read commands for reading interfering memory cells|
|US8694854||Aug 2, 2011||Apr 8, 2014||Apple Inc.||Read threshold setting based on soft readout statistics|
|US8713330||Oct 28, 2009||Apr 29, 2014||Apple Inc.||Data scrambling in memory devices|
|US8755229 *||Jun 23, 2009||Jun 17, 2014||Micron Technology, Inc.||Limiting flash memory over programming|
|US8767459||Jul 28, 2011||Jul 1, 2014||Apple Inc.||Data storage in analog memory cells across word lines using a non-integer number of bits per cell|
|US8832354||Mar 22, 2010||Sep 9, 2014||Apple Inc.||Use of host system resources by memory controller|
|US8856475||Jun 29, 2011||Oct 7, 2014||Apple Inc.||Efficient selection of memory blocks for compaction|
|US8913428||Jan 25, 2013||Dec 16, 2014||Sandisk Technologies Inc.||Programming non-volatile storage system with multiple memory die|
|US8924661||Jan 17, 2010||Dec 30, 2014||Apple Inc.||Memory system including a controller and processors associated with memory devices|
|US8949684||Sep 1, 2009||Feb 3, 2015||Apple Inc.||Segmented data storage|
|US8971128||Jan 31, 2013||Mar 3, 2015||Sandisk Technologies Inc.||Adaptive initial program voltage for non-volatile memory|
|US8982637||Sep 12, 2013||Mar 17, 2015||Sandisk Technologies Inc.||Vread bias allocation on word lines for read disturb reduction in 3D non-volatile memory|
|US9009568||Aug 9, 2013||Apr 14, 2015||Sandisk Technologies Inc.||Sensing parameter management in non-volatile memory storage system to compensate for broken word lines|
|US9021181||Sep 14, 2011||Apr 28, 2015||Apple Inc.||Memory management for unifying memory cell conditions by using maximum time intervals|
|US9026757||Jan 25, 2013||May 5, 2015||Sandisk Technologies Inc.||Non-volatile memory programming data preservation|
|US9104580||Mar 23, 2011||Aug 11, 2015||Apple Inc.||Cache memory for hybrid disk drives|
|US9117530||Mar 14, 2013||Aug 25, 2015||Sandisk Technologies Inc.||Preserving data from adjacent word lines while programming binary non-volatile storage elements|
|US9142298||Jul 12, 2013||Sep 22, 2015||Sandisk Technologies Inc.||Efficient smart verify method for programming 3D non-volatile memory|
|US9142302||May 15, 2014||Sep 22, 2015||Sandisk Technologies Inc.||Efficient smart verify method for programming 3D non-volatile memory|
|US9142314||Jun 11, 2014||Sep 22, 2015||Micron Technology, Inc.||Limiting flash memory over programming|
|US20080126686 *||Nov 27, 2007||May 29, 2008||Anobit Technologies Ltd.||Memory power and performance management|
|US20080130341 *||Dec 3, 2007||Jun 5, 2008||Anobit Technologies Ltd.||Adaptive programming of analog memory|
|US20090091979 *||Oct 5, 2008||Apr 9, 2009||Anobit Technologies||Reliable data storage in analog memory cells in the presence of temperature variations|
|US20090213652 *||Nov 4, 2008||Aug 27, 2009||Samsung Electronics Co., Ltd.||Programming method for non-volatile memory device|
|US20090213654 *||Feb 23, 2009||Aug 27, 2009||Anobit Technologies Ltd||Programming analog memory cells for reduced variance after retention|
|US20100097855 *||Oct 20, 2009||Apr 22, 2010||Mathias Bayle||Non-volatilization semiconductor memory and the write-in method thereof|
|US20100110787 *||Oct 30, 2007||May 6, 2010||Anobit Technologies Ltd.||Memory cell readout using successive approximation|
|US20130010540 *||Sep 13, 2012||Jan 10, 2013||Micron Technology, Inc.||Programming methods for a memory device|
|U.S. Classification||365/185.19, 365/189.07, 365/185.24, 365/196|
|Cooperative Classification||G11C16/10, G11C16/3454, G11C11/5628, G11C16/0483|
|European Classification||G11C16/04N, G11C16/10, G11C11/56D2, G11C16/34V4|
|Jan 12, 2007||AS||Assignment|
Owner name: SANDISK CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KAMEI, TERUHIKO;LI, YAN;REEL/FRAME:018753/0153
Effective date: 20061222
|May 4, 2011||AS||Assignment|
Effective date: 20110404
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026226/0254
Owner name: SANDISK TECHNOLOGIES INC., TEXAS
|Jan 9, 2013||FPAY||Fee payment|
Year of fee payment: 4