|Publication number||US7589396 B2|
|Application number||US 11/786,328|
|Publication date||Sep 15, 2009|
|Filing date||Apr 11, 2007|
|Priority date||Sep 13, 1999|
|Also published as||US7211877, US20070235774, US20090278179|
|Publication number||11786328, 786328, US 7589396 B2, US 7589396B2, US-B2-7589396, US7589396 B2, US7589396B2|
|Inventors||Felix Zandman, Y. Mohammed Kasem, Yueh-Se Ho|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (61), Non-Patent Citations (7), Referenced by (1), Classifications (49), Legal Events (2) |
|External Links: USPTO, USPTO Assignment, Espacenet|
Chip scale surface mount package for semiconductor device and process of fabricating the same
US 7589396 B2
A semiconductor package with contacts on both sides of the dice on a wafer scale. The back side of the wafer is attached to a metal plate. The scribe lines separating the dice expose the metal plate without extending through the metal plate. A metal layer may be formed on the front side of the dice, covering the exposed portions of the metal plate and extending to side edges of the dice. The metal layer may cover connection pads on the front side of the dice. A second set of scribe lines are made coincident with the first set. Therefore, the metal layer remains on the side edges of the dice coupling the front and the back. As a result, the package is rugged and provides a low-resistance electrical connection between the back and front sides of the dice.
1. A semiconductor structure comprising:
a conductive substrate;
a first semiconductor die and a second semiconductor die, wherein said first semiconductor die and said second semiconductor die are coupled to said conductive substrate, and wherein said first semiconductor die and said semiconductor die are separated by a trench;
a passivation layer on a front side of said first and said second semiconductor die, wherein said passivation layer covers a portion of said first semiconductor die and a portion of said second semiconductor die; and
a metal layer lining the bottom and walls of said trench and extending onto said passivation layer, wherein said metal layer lining leaves at least a portion of said passivation layer on said front side of said first and said second semiconductor die exposed.
2. The semiconductor structure as described in claim 1 wherein said front side of said first and said second semiconductor die comprise at least one connection pad.
3. The semiconductor structure as described in claim 2, wherein said metal layer is electrically insulated from said connection pad.
4. The semiconductor structure of claim 2 further comprising a second metal layer is in electrical contact with said connection pad.
5. The semiconductor structure as described in claim 1, wherein portions of said walls are in contact with at least a portion of said conductive substrate.
6. The semiconductor structure as described in claim 1, wherein a portion of said bottom of said trench is in contact with at least a portion of said conductive substrate.
7. The semiconductor structure as described in claim 1, wherein said first and said second exposed portions form a gate and a source for said first and said second semiconductor die.
8. The semiconductor structure as described in claim 7, wherein said source and said gate are formed on one side of said first and said second semiconductor die, and wherein a drain is formed on a side opposite to said side comprising said gate and said source.
9. The semiconductor structure as described in claim 1, wherein said metal layer further comprises a plurality of sub-layers.
10. The semiconductor structure as described in claim 1, wherein said first semiconductor die is a MOSFET.
11. The semiconductor structure as described in claim 1, wherein said first semiconductor die is a junction field effect transistor.
12. A semiconductor structure comprising:
a conductive substrate;
a plurality of semiconductor dice attached to the conductive substrate and attached to a passivation layer on a front side of each die, wherein rows of the dice are separated from each other by a plurality of parallel trenches, wherein at least one die among said plurality of semiconductor dice has at least one terminal on the front side of said die and at least one terminal on the back side of said die; and
a metal layer lining the bottoms and walls of the trenches and extending onto the passivation layer.
13. The semiconductor structure of claim 12 wherein the front side of each die comprises at least one connection pad, the metal layer being electrically insulated from the connection pad.
14. The semiconductor structure of claim 12 comprising a second metal layer in electrical contact with the connection pad.
This application is a continuation of and claims benefit and priority of a application Ser. No. 11/082,080, filed on Mar. 15, 2005 now U.S. Pat. No. 7,211,877 which is a Continuation of application Ser. No. 10/157,584 filed on May 28, 2002 and issued as a U.S. Pat. No. 6,876,061, which is further a Continuation of application Ser. No. 09/395,097 filed on Sep. 13, 1999 now abandoned, which are all incorporated by reference in their entirety. Moreover, this application is related to and claims benefit and priority to application Ser. No. 09/844,934 issued as a U.S. Pat. No. 6,562,647 which is a divisional of application Ser. No. 09/395,097 filed on Sep. 13, 1999 and which is incorporated herein by reference in its entirety. Furthermore, this application is related to application Ser. No. 09/395,095 issued as a U.S. Pat. No. 6,271,060, and application Ser. No. 09/395,094 issued as a U.S. Pat. No. 6,316,287, both of which were filed by the same Applicants on the same date as this application.
After the processing of a semiconductor wafer has been completed, the resulting integrated circuit (IC) chips or dice must be separated and packaged in such a way that they can be connected to external circuitry. There are many known packaging techniques. Most involve mounting the die on a leadframe, connecting the die pads to the leadframe by wire-bonding or otherwise, and then encapsulating the die and wire bonds in a plastic capsule, with the leadframe left protruding from the capsule. The encapsulation is often done by injection-molding. The leadframe is then trimmed to remove the tie bars that hold it together, and the leads are bent in such a way that the package can be mounted on a flat surface, typically a printed circuit board (PCB).
This is generally an expensive, time-consuming process, and the resulting semiconductor package is considerably larger than the die itself using up an undue amount of scarce “real estate” on the PCB. In addition, wire bonds are fragile and introduce a considerable resistance between the die pads and the leads of the package.
The problems are particularly difficult when the device to be packaged is a “vertical” device, having terminals on opposite faces of the die. For example, a power MOSFET typically has its source and gate terminals on the front side of the die and its drain terminal on the back side of the die. Similarly, a vertical diode has its anode terminal on one face of the die and its cathode terminal on the opposite face of the die. Bipolar transistors, junction field effect transistors (JFETs), and various types of integrated circuits (ICs) can also be fabricated in a “vertical” configuration.
Accordingly, there is a need for a process which is simpler and less expensive than existing processes and which produces a package that is essentially the same size as the die. There is a particular need for such a process and package that can be used with semiconductor dice having terminals on both their front and back sides.
The process of fabricating a semiconductor device package in accordance with this invention begins with a semiconductor wafer having a front side and a back side and comprising a plurality of dice separated by scribe lines. Each die comprises a semiconductor device. A surface of the front side of each die comprises a passivation layer and at least one connection pad in electrical contact with a terminal of the semiconductor device. The back side of each die may also be in electrical contact with a terminal of the semiconductor device.
The process comprises the following steps: attaching a conductive substrate to a back side of the wafer; cutting through the wafer along a scribe line to form a first cut, the first cut exposing the conductive substrate and a side edge of a die, a kerf of the first cut having a first width W1; forming a metal layer which extends from the portion of the conductive substrate exposed by the first cut, along the side edge of the die, and onto at least a portion of the passivation layer; cutting through the conductive substrate along a line that corresponds to the scribe line to form a second cut, a kerf of the second cut having a second width W2 that is smaller than the first width W1 such that at least a portion of the metal layer remains on the side edge of the die and forms a part of a conductive path between the conductive substrate and a location on the front side of the die.
The process may also include forming at least one additional metal layer in electrical contact with the at least one connection pad. Forming the metal layer may include depositing several sublayers.
Forming the metal layer may comprise, for example, depositing a metal sublayer on the front side of the die, the side edge of the dice and the exposed portion of the conductive substrate; depositing a mask layer; patterning the mask layer; removing a portion of the mask layer so as to form an opening that exposes a first portion of the metal sublayer, a remaining portion of the mask layer covering a second portion of the metal sublayer, the second portion of the metal sublayer being in contact with the conductive substrate and the side edge of the die; removing the first portion of the metal sublayer; and removing the remaining portion of the mask layer.
This invention also includes a process for making an electrical connection between a first side of a semiconductor die and a location on a second side of the semiconductor die, the process commencing while the die is a part of a semiconductor wafer. The process comprises attaching a conductive substrate to the first side of the wafer; cutting through the semiconductor wafer from the second side of the wafer to expose a part of the conductive substrate; forming a metal layer extending laterally from the location on the second side of the die along an edge of the die to the exposed part of the conductive substrate; and cutting through the conductive substrate while leaving intact a region of contact between the metal layer and the conductive substrate.
According to another aspect, this invention includes a package for a semiconductor device comprising: a die containing a semiconductor device, a front side of the die comprising a passivation layer and a connection pad, the connection pad being in electrical contact with the semiconductor device; a conductive plate attached to a back side of the die, the conductive plate extending beyond a side edge of the die to form a protruding portion of the conductive plate; and a metal layer extending from the protruding portion of the conductive plate, along the side edge of the die and onto the passivation layer, the metal layer being electrically insulated from the connection pad.
According to yet another aspect, this invention also includes a semiconductor structure comprising a conductive substrate; a plurality of semiconductor dice attached to the substrate, rows of the dice being separated from each other by a plurality of parallel trenches, a passivation layer on a front side of each die; and a metal layer lining the bottoms and walls of the trenches and extending onto the passivation layer
Semiconductor packages according to this invention do not require an epoxy capsule or bond wires; the substrate attached to the die serves to protect the die and act as a heat sink for the die; the packages are very small (e.g., 50% the size of molded packages) and thin; they provide a very low on-resistance for the semiconductor device, particularly if the wafer is ground thinner; they are economical to produce, since they require no molds or lead frames; and they can be used for a wide variety of semiconductor devices such as diodes, MOSFETs, JFETs, bipolar transistors and various types of integrated circuit chips.
BRIEF DESCRIPTION OF THE DRAWINGS
The present invention is illustrated by way of example, and not by way of limitation, in the figures of the accompanying drawings and in which like reference numerals refer to similar elements and in which:
FIG. 1 shows an exemplary a top view of a semiconductor wafer in accordance with one embodiment of the present invention.
FIGS. 2A-2B, 3, 4, 5, and 6A-6B through 12A-12B show exemplary steps of a process for fabricating a semiconductor package in accordance with one embodiment of the present invention.
FIG. 13A shows an exemplary a bottom view of a semiconductor package in accordance with one embodiment of the present invention.
FIG. 13B shows an exemplary a cross-sectional view of the semiconductor package in accordance with one embodiment of the present invention.
FIG. 14 shows an exemplary cross-sectional view of a semiconductor package with electrical connections between the package and a printed circuit board in accordance with one embodiment of the present invention.
Reference will now be made in detail to embodiments of the present invention, examples of which are illustrated in the accompanying drawings. While the invention will be described in conjunction with these embodiments, it will be understood that they are not intended to limit the invention to these embodiments. On the contrary, the invention is intended to cover alternatives, modifications and equivalents, which may be included within the spirit and scope of the invention as defined by the appended claims. Furthermore, in the following detailed description of the present invention, numerous specific details are set forth in order to provide a thorough understanding of the present invention. However, it will be evident to one of ordinary skill in the art that the present invention may be practiced without these specific details. In other instances, well known methods, procedures, components, and circuits have not been described in detail as not to unnecessarily obscure aspects of the invention.
FIG. 1 shows a top view of a semiconductor wafer 100 which contains dice 100A, 100B through 100N. The individual dice are separated by a perpendicular network of scribe lines, with scribe lines 108 running in the Y direction and scribe lines 110 running in the X direction. Metal pads for connecting to external circuit elements are located on the top surface of each of the dice 100A-100N. For example, since dice 100A-100N contain vertical power MOSFETs, each die has a source connection pad 106S and a gate connection pad 106G.
Wafer 100 typically has a thickness in the range of 15-30 mils. Wafer 100 is typically silicon but it could also be another semiconductor material such as silicon carbide or gallium arsenide.
As described above, before dice 100A-100N can be used they must be packaged in a form that allows them to be connected to external circuitry.
The process of this invention is illustrated in FIGS. 2A-2B, 3, 4, 5, and 6A-6B through 12A-12B, which show two dice 100A and 100B that are part of a semiconductor wafer 100. While only two dice are shown for purposes of explanation, it will be understood that wafer 100 would typically include hundreds or thousands of dice.
In each drawing where applicable, the figure labeled “A” is a top or bottom view of the wafer; the figure labeled “B” is an enlarged cross-sectional view taken at the section labeled “B-B” in the “A” figure. As described below, in the course of the process the wafer is attached to a conductive plate, the back side of the wafer facing the conductive plate. In the finished package the wafer is normally positioned under the conductive plate, although at some points in the process the structure may be inverted, with the conductive plate under the wafer. Unless the context clearly indicates otherwise, as used herein “above”, “below”, “over”, “under” and other similar terms refer to the package in its finished form with the conductive plate above the wafer.
This invention will be described with respect to a package for a vertical power MOSFET, which typically has source and gate terminals on its front side and a drain terminal on its back side. It should be understood, however, that the broad principles of this invention can be used to fabricate a package for any type of semiconductor die which has one or more terminals on both its front and back sides or on its front side alone. As used herein, the “front side” of a die or wafer refers to the side of the die or wafer on which the electrical devices and/or a majority of the connection pads are located; “back side” refers to the opposite side of the die or wafer. The directional arrow labeled “Z” points to the front side of the wafer and identifies the drawings in which the wafer is inverted.
Referring to FIGS. 2A-2B, since dice 100A and 100B contain power MOSFETs (shown symbolically), each die has a gate metal layer 102G and a source metal layer 102S overlying the top surface of the silicon or other semiconductor material. Gate metal layer 102G and source metal layer 102S are in electrical contact with the gate and source terminals (not shown), respectively, of the power MOSFETs within dice 100A and 100B. In FIG. 2A, the separation between layers 102G and 102S is shown by the dashed lines.
Typically, metal layers 102G and 102S include aluminum, although copper layers are also being used. In most embodiments of this invention, metal layers 102G and 102S need to be modified so that they will adhere to a solder metal such as tin/lead, for the reasons described below, If there is a native oxide layer on the metal, this native oxide layer must first be removed. Then a solderable metal, such as gold, nickel or silver, is deposited on the exposed metal. The removal of the oxide layer and deposition of a solderable metal can be accomplished by means of a number of known processes. For example, an aluminum layer can be sputter-etched to remove the native aluminum oxide layer and then gold, silver or nickel can be sputtered onto the aluminum. Alternatively, the die can be dipped in a liquid etchant to strip away the oxide layer and the solderable metal can then be deposited by electroless or electrolytic plating. Electroless plating includes the use of a “zincating” process to displace the oxide, followed by the plating of nickel to displace the zincate.
In one embodiment metal layers 102G and 102S include a 3 μm sublayer of Al overlain by a 1,000 Å TiN sublayer and a 500 Å Ti sublayer.
A passivation layer 104 overlies a portion of gate metal layer 102G and source metal layer 102S. Passivation layer 104 can be formed of phosphosilicate glass (PSG) 1 μm thick, for example, or polyimide or nitride. Openings in passivation layer 104 define a gate connection pad 106G and source connection pads 106S.
Dice 100A and 100B are separated by a Y-scribe line 108, which can be 6mils wide. X-scribe lines 110 perpendicular to scribe line 108 at the top and bottom of dice 100A and 100B can be 4 mils wide.
Wafer 100 can initially be ground from its backside 112 to a thickness T (about 8 mils, for example), as shown in FIG. 3. The grinding may be performed using a grinding machine available from Strausbaugh. During the grinding the front side of wafer 100 is typically taped. Grinding reduces the resistance to current flow from the front side to the back side of the wafer.
As an alternative to grinding, wafer 100 can be thinned by lapping or etching the back side of the wafer.
As shown in FIG. 4, a metal layer 114 is then formed on the backside 112 of wafer 100. For example, metal layer 114 can include a 500 Å titanium sublayer overlain by a 3,000 Å nickel sublayer and a 1 μm silver sublayer. The titanium, nickel and silver sublayers can be deposited by evaporation or sputtering. Metal layer 114 is used to provide good adhesion to the silver-filled epoxy, described below.
Next, as shown in FIG. 5, a metal plate 116 is attached to metal layer 114 and the backside of the wafer 100, using a layer 115 of a conductive cement such as conductive silver-filled epoxy or metallic cement. Metal plate 116 can be copper or aluminum and can be 6 mils thick, for example.
As shown in FIGS. 6A-6B, wafer 100 is cut, using a conventional dicing saw, along the Y-scribe line 108. In this case the kerf W1 of the cut is the same as the width of the scribe line (6 mils). The cut is made just deep enough to expose a surface 118 of the metal plate 116 as well as side edges 120 of the dice 100A and 100B. In this embodiment, no cut is made along X-scribe lines 110 at this point in the process.
A 500 Å titanium sublayer 122 is then sputtered on the front side of wafer 100, covering the passivation layer 104, the connection pads 106G and 106S, the exposed surface 118 of metal plate 116, and the side edges 120 of dice 100A and 100B. A 1 μm aluminum sublayer 123 is then sputtered on top of titanium sublayer 122. Sublayers 122 and 123 are shown in FIGS. 7A-7B.
Next a photoresist mask layer 124 is deposited over sublayers 122 and 123. Photoresist mask layer 124 is patterned, using conventional photolithographic methods, and a portion of layer 124 is removed, yielding the pattern shown in FIGS. 8A-8B. As shown, the portions of photoresist layer 124 that remain cover the connection pads 106G and 100S, the surface 118 of metal plate 116, the side edges 120 of dice 100A and 100B, and a portion of passivation layer 104 adjacent the side edges 120 of dice 100A and 100B. Photoresist layer 124 is also left in place over a portion of passivation layer 104.
Sublayers 122 and 123 are then etched through the openings in photoresist layer 124, using a wet chemical etchant. The remaining portions of photoresist layer 124 are stripped. In the resulting structure, shown in FIGS. 9A-9B, portions of sublayers 122 and 123 remain on the connection pads 106G and 106S. These portions are designated 122G, 123G and 122S, 123S, respectively. Another portion of sublayers 122 and 123, designated 122D, 123D, extends from the exposed surface 118 of metal plate 116, up the side edges 120 of dice 100A and 100B, and onto a portion of passivation layer 104. Portions 122G, 123G and 122S, 123S and 122D, 123D of metal layers 122, 123 are electrically insulated from each other.
A nickel sublayer 126, for example 10 μm thick, is then deposited on the remaining portions of sputtered aluminum sublayer 123, preferably by electroless plating. A gold sublayer 127, which can be 0.1 μm thick, is then electrolessly plated onto nickel sublayer 126. The resulting structure is illustrated in FIGS. 10A-10B. Sublayers 126, 127 are divided into portions 126S, 127S which overlie portions 122S, 123S and are in electrical contact with the source pads 106S; portions 126G, 127G which overlie portions 122G, 123G and are in electrical contact with the gate pads 106G; and portions 126D, 127D which overlie portions 122D, 123D and are in electrical contact with the drain terminal of the device. Portions 126S, 127S and 126G, 127G and 126D, 127D are electrically insulated from each other. As an alternative, sublayer 126 may also be copper deposited by electroplating.
As shown in FIGS. 10A-10B, sublayers 122, 123, 126 and 127 together form a metal layer 129. As will be apparent to those skilled in the art, in other embodiments, metal layer 129 can contain fewer or more than four sublayers. Moreover, metal layer 129 can contain fewer or more than two sputtered layers and fewer or more than two plated layers. The sublayers may also be deposited by other processes such as evaporation, electroless or electrolytic plating, stencil-printing or screen-printing. Sublayers 122, 123, 126 and 127 are sometimes referred to herein collectively as metal layer 129.
At this stage of the process there exists semiconductor structure comprising a conductive substrate, represented by metal plate 116; a plurality of semiconductor dice 100A-100N attached to the substrate. Rows of the dice are separated from each other by parallel trenches, the trenches being represented by the cuts extending through the wafer 100, a front side of each die comprising a passivation layer 104; and a metal layer 129 lining the bottoms and walls of the trenches and extending onto the passivation layers.
Optionally, a layer 130 of solder paste is then stencil or screen printed on at least a portion of the horizontal surfaces of metal layer 129. The solder paste is reflowed to produce the gate solder posts 128G, the source solder posts 128S and the drain solder posts 128D shown in FIGS. 11A-11B. Solder posts 128G, 128S and 128D are electrically insulated from each other.
As shown in FIGS. 12A-12B, dice 100A and 100B are detached by sawing through metal plate 116 in the Y-direction. The saw blade is selected such that the kerf W2 of the cut is less than kerf W1 of the cut that was previously made to separate dice 100A and 100B. Since W1 was 6 mils, W2 could be 2mils, for example. As a result the portion of metal layer 129 that extends up the side edges 120 of dice 100A and 100B remains in place and forms a part of an electrical connection between metal plate 116 and the drain solder posts 128D.
Dice 100A and 100B are then separated from the neighboring dice in the Y direction by cutting wafer 100 and metal plate 116 along the X-scribe lines 110, using a dicing saw. Alternatively, dice 100A and 100B can be separated from the neighboring dice in the Y direction by photolithographic patterning and etching.
A bottom view of the resulting semiconductor device package 140 is shown in FIG. 13A, and a cross-sectional view of package 140 is shown in FIG. 13B. Package 140 comprises die 100A, which has been inverted as compared with FIG. 12B. A front side of die 100A comprises connection pad 106S in electrical contact with the semiconductor device (e.g., a MOSFET) within die 100A and passivation layer 104. Package 140 also includes conductive plate 116, a back side of die 100A being attached to conductive plate 116. Conductive plate 116 has a width X2 greater than a width X1 of die 100A such that conductive plate 116 extends beyond a side edge 120 of the die 100A to form an protruding portion 142 of conductive plate 116. A flange portion of metal layer 144 is in contact with the protruding portion 142 of the conductive plate 116, and metal layer 144 extends from the protruding portion 142, along the side edge 120 of the die 100A and onto the passivation layer 104. The metal layer 144 is in electrical contact with the drain terminal of the MOSFET but is electrically insulated from source connection pads 102S and gate connection pads 102G. A second metal layer 146 is in electrical contact with source connection pads 102S but electrically insulated from gate connection pads 102G and the drain terminal of the MOSFET and a third metal layer 148 is in electrical contact with gate connection pads 102G but electrically insulated from source connection pads 102S and the drain terminal of the MOSFET.
Package 140 can easily be mounted on, for example, a PCB using solder posts 128S and 128D. Solder post 128G is not shown in FIG. 13B but it too would be connected to the PCB so that the source, gate, and drain terminals of the MOSFET would be connected to the external circuitry. The drain terminal is on the back side of die 100A and is electrically connected via conductive plate 116. Package 140 contains no wire bonds and, as has been shown, can be manufactured in a batch process using the entire wafer.
FIG. 14 shows a cross-sectional view of a package 150 which is similar to package 140, except that solder balls 152S, 152D and 152G (not shown in FIG. 14) are used in place of solder posts 128S, 128D and 128G. The solder balls may be applied in a conventional manner by depositing and reflowing solder paste or by other processes such as screen-printing or solder jetting (using, for example, equipment available from Pac Tech GmbH, Am Schlangenhorst 15-17, 14641 Nauen, Germany) or by using the wafer level solder ball mounter available from Shibuya Kogyo Co., Ltd., Mameda-Honmachi, Kanazawa 920-8681, Japan. Conductive polymer bumps are another alternative, using for example thermosetting polymers, B-state adhesives, or thermoplastic polymers.
In the foregoing specification, embodiments of the invention have been described with reference to numerous specific details that may vary from implementation to implementation. Thus, the sole and exclusive indicator of what is, and is intended by the applicants to be, the invention is the set of claims that issue from this application, in the specific form in which such claims issue, including any subsequent correction. Hence, no limitation, element, property, feature, advantage or attribute that is not expressly recited in a claim should limit the scope of such claim in any way. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3698080||Nov 2, 1970||Oct 17, 1972||Gen Electric||Process for forming low impedance ohmic attachments|
|US3857993||Nov 21, 1973||Dec 31, 1974||Raytheon Co||Beam lead semiconductor package|
|US4249299||Mar 5, 1979||Feb 10, 1981||Hughes Aircraft Company||Edge-around leads for backside connections to silicon circuit die|
|US4935803||Sep 9, 1988||Jun 19, 1990||Motorola, Inc.||Self-centering electrode for power devices|
|US5103290||Jun 16, 1989||Apr 7, 1992||General Electric Company||Hermetic package having a lead extending through an aperture in the package lid and packaged semiconductor chip|
|US5270261||Oct 23, 1992||Dec 14, 1993||International Business Machines Corporation||Three dimensional multichip package methods of fabrication|
|US5324981||Apr 14, 1993||Jun 28, 1994||Mitsubishi Denki Kabushiki Kaisha||Field effect transistor device with contact in groove|
|US5338967||May 6, 1993||Aug 16, 1994||Mitsubishi Denki Kabushiki Kaisha||Semiconductor device structure with plated heat sink and supporting substrate|
|US5365106||Sep 27, 1993||Nov 15, 1994||Kabushiki Kaisha Toshiba||Resin mold semiconductor device|
|US5533664||Sep 6, 1994||Jul 9, 1996||Kabushiki Kaisha Toshiba||Method of manufacturing a semiconductor device|
|US5544412||May 24, 1994||Aug 13, 1996||Motorola, Inc.||Method for coupling a power lead to a bond pad in an electronic module|
|US5597767||Jan 6, 1995||Jan 28, 1997||Texas Instruments Incorporated||Separation of wafer into die with wafer-level processing|
|US5665996||Dec 30, 1994||Sep 9, 1997||Siliconix Incorporated||Vertical power mosfet having thick metal layer to reduce distributed resistance|
|US5753529||May 19, 1995||May 19, 1998||Siliconix Incorporated||Surface mount and flip chip technology for total integrated circuit isolation|
|US5757081||Feb 20, 1996||May 26, 1998||Siliconix Incorporated||Surface mount and flip chip technology for total integrated circuit isolation|
|US5767578||Apr 19, 1996||Jun 16, 1998||Siliconix Incorporated||Surface mount and flip chip technology with diamond film passivation for total integated circuit isolation|
|US5821611||Nov 6, 1995||Oct 13, 1998||Rohm Co. Ltd.||Semiconductor device and process and leadframe for making the same|
|US5872396||Oct 25, 1995||Feb 16, 1999||Mitsubishi Denki Kabushiki Kaisha||Semiconductor device with plated heat sink|
|US5888884||Jan 2, 1998||Mar 30, 1999||General Electric Company||Electronic device pad relocation, precision placement, and packaging in arrays|
|US5910687||Jan 24, 1997||Jun 8, 1999||Chipscale, Inc.||Wafer fabrication of die-bottom contacts for electronic devices|
|US5920117||Mar 18, 1997||Jul 6, 1999||Fujitsu Limited||Semiconductor device and method of forming the device|
|US5926380||May 6, 1997||Jul 20, 1999||Lg Semicon Co., Ltd.||Lead frame lattice and integrated package fabrication method applied thereto|
|US5977630||Aug 15, 1997||Nov 2, 1999||International Rectifier Corp.||Plural semiconductor die housed in common package with split heat sink|
|US5990500||Mar 3, 1999||Nov 23, 1999||Kabushiki Kaisha Toshiba||Nitride compound semiconductor light emitting element and its manufacturing method|
|US5998238||Jun 8, 1998||Dec 7, 1999||Mitsubishi Denki Kabushiki Kaisha||Method of fabricating semiconductor device|
|US6020637||Jul 14, 1997||Feb 1, 2000||Signetics Kp Co., Ltd.||Ball grid array semiconductor package|
|US6040626||Jan 4, 1999||Mar 21, 2000||International Rectifier Corp.||Semiconductor package|
|US6046501||Oct 1, 1997||Apr 4, 2000||Matsushita Electric Industrial Co., Ltd.||RF-driven semiconductor device|
|US6054760||Dec 23, 1996||Apr 25, 2000||Scb Technologies Inc.||Surface-connectable semiconductor bridge elements and devices including the same|
|US6075290||Feb 26, 1998||Jun 13, 2000||National Semiconductor Corporation||Surface mount die: wafer level chip-scale package and process for making the same|
|US6146882||Jun 15, 1998||Nov 14, 2000||Furuno Electric Co, Ltd.||Incubator and analyzer including such incubator|
|US6153448||Aug 20, 1999||Nov 28, 2000||Kabushiki Kaisha Toshiba||Semiconductor device manufacturing method|
|US6159767||Jun 29, 1998||Dec 12, 2000||Epic Technologies, Inc.||Single chip modules, repairable multichip modules, and methods of fabrication thereof|
|US6242283||Dec 30, 1999||Jun 5, 2001||Siliconware Precision Industries Co., Ltd.||Wafer level packaging process of semiconductor|
|US6249041||Jun 2, 1998||Jun 19, 2001||Siliconix Incorporated||IC chip package with directly connected leads|
|US6271060||Sep 13, 1999||Aug 7, 2001||Vishay Intertechnology, Inc.||Process of fabricating a chip scale surface mount package for semiconductor device|
|US6316287||Sep 13, 1999||Nov 13, 2001||Vishay Intertechnology, Inc.||Chip scale surface mount packages for semiconductor device and process of fabricating the same|
|US6342283||Jul 22, 1999||Jan 29, 2002||Usf Filtration & Separations, Inc.||Melt-blown tubular core elements and filter cartridges including the same|
|US6392290||Apr 7, 2000||May 21, 2002||Siliconix Incorporated||Vertical structure for semiconductor wafer-level chip scale packages|
|US6441475||Dec 8, 2000||Aug 27, 2002||Vishay Intertechnology, Inc.||Chip scale surface mount package for semiconductor device and process of fabricating the same|
|US6562647||Apr 26, 2001||May 13, 2003||Vishay Intertechnology, Inc.||Chip scale surface mount package for semiconductor device and process of fabricating the same|
|US6744124||Dec 10, 1999||Jun 1, 2004||Siliconix Incorporated||Semiconductor die package including cup-shaped leadframe|
|US6876061||May 28, 2002||Apr 5, 2005||Vishay Intertechnology, Inc.||Chip scale surface mount package for semiconductor device and process of fabricating the same|
|US6909170||Nov 7, 2002||Jun 21, 2005||Siliconix Incorporated||Semiconductor assembly with package using cup-shaped lead-frame|
|US7211877||Mar 15, 2005||May 1, 2007||Vishay-Siliconix||Chip scale surface mount package for semiconductor device and process of fabricating the same|
|DE3009985A1||Mar 14, 1980||Sep 24, 1981||Siemens Ag||Montageverfahren zur herstellung von leuchtdiodenzeilen|
|DE19543540C1||Nov 22, 1995||Nov 21, 1996||Siemens Ag||Vertically integrated semiconductor component|
|DE19907525A1||Feb 22, 1999||Sep 2, 1999||Nat Semiconductor Corp||IC package especially a wafer level chip scale package|
|EP0926723A1||Nov 26, 1997||Jun 30, 1999||SGS-THOMSON MICROELECTRONICS S.r.l.||Process for forming front-back through contacts in micro-integrated electronic devices|
|JPH0964421A|| ||Title not available|
|JPH06177429A|| ||Title not available|
|JPH06314822A|| ||Title not available|
|JPH06324077A|| ||Title not available|
|JPH07169796A|| ||Title not available|
|JPH08335720A|| ||Title not available|
|JPH10135386A|| ||Title not available|
|JPH11284117A|| ||Title not available|
|WO1998019337A1||Oct 27, 1997||May 7, 1998||Trusi Technologies Llc||Integrated circuits and methods for their fabrication|
|WO1998052225A1||May 13, 1998||Nov 19, 1998||Chipscale Inc||An electronic component package with posts on the active surface|
|WO1999057761A1||Apr 12, 1999||Nov 11, 1999||Xemod Inc||Method for fabricating a lateral rf mos device with a non-diffusion source-backside connection|
|WO1999067761A2||Jun 23, 1999||Dec 29, 1999||Bosch Gmbh Robert||Navigation system for a locomotive means|
|1||Badihi, A. "ShellCase Ultrathin Chip Size Package", Proceedings. International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces, pp. 236-240.|
|2||Chang, E. Y., et al.; "A Hybrid Wafer-Dicing Process for GAAS MMIC Production"; IEEE Transactions on Semiconductor Manufacturing, IEEE Inc. New York, US, vol. 4, No. 1, Feb. 1, 1991, pp. 66-68, XP000177719, ISSN: 0894-6507.|
|3||Gupta, A., et al.; "Yield Considerations for Ion-Implanted GAAS MMIC's" IEEE Transactions on Electron Devices, IEEE Inc. New York, US, vol. ED-30, No. 1, 1983, pp. 16-20, XP000199138, ISSN: 0018-9383.|
|4||Lawrence Kren, "The Race for Less Space", Machine Design, Jul. 8, 1999, pp. 86-88 and 90.|
|5||Patrick Mannion, "MOSFET's Break Out of The Shackles of Wirebonding", Electronic Design, Mar. 22, 1999, vol. 47, No. 6, pp. 1-5.|
|6||Sumitani, K., et al.; "A High Aspect Ratio Via Hole Dry Etching Technology for High Power GAAS MESFET" Proceedings of the Gallium Arsenide Integrated Circuit Symposium (GaAs IC) San Diego, Oct. 22-25, 1989, New York, IEEE, US, vol. Symps. 11, Oct. 22, 1989, pp. 207-210, XP000090403.|
|7||Young J L; "Wafer level and substrate level chip scale packaging"; Proceedings International Symposium on Advanced Packaging Materials. Processes, Properties and Interfaces (IEEE Cat. No. 99TH8405), Proceedings International Symposium on Advanced Packaging Materials. Processes, Properties and Interfaces, Braselton, G, 1999, Reston, VA, USA, IMAPS - Int. Microelectron & Packaging Soc, USA, pp. 232-235 XP001148176 ISBN: 0-930815-56-4; the whole.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US8178976 *||May 8, 2009||May 15, 2012||Texas Instruments Incorporated||IC device having low resistance TSV comprising ground connection|
| || |
|International Classification||H01L23/48, H01L29/06|
|Cooperative Classification||H01L24/27, H01L23/49805, H01L2924/01005, H01L2924/014, H01L2224/8121, H01L21/6835, H01L2924/13091, H01L24/81, H01L2924/0103, H01L24/11, H01L23/492, H01L2924/01082, H01L23/49816, H01L2924/01079, H01L24/97, H01L2924/01029, H01L21/6836, H01L2924/01022, H01L2224/1132, H01L2224/83191, H01L2924/01078, H01L2224/81815, H01L24/82, H01L2924/01006, H01L2221/68377, H01L2224/76155, H01L2924/01047, H01L2224/24226, H01L2924/01013, H01L2221/68327, H01L2924/01033, H01L2224/81801, H01L2924/14, H01L2224/13099, H01L2224/97, H01L2924/01027, H01L24/24, H01L2224/274, H01L2924/12041|
|European Classification||H01L24/97, H01L24/82, H01L21/683T, H01L23/492, H01L21/683T2, H01L24/11, H01L24/24|
|Mar 13, 2013||FPAY||Fee payment|
Year of fee payment: 4
|Jan 21, 2011||AS||Assignment|
Effective date: 20101201
Free format text: SECURITY AGREEMENT;ASSIGNORS:VISHAY INTERTECHNOLOGY, INC.;VISHAY DALE ELECTRONICS, INC.;SILICONIX INCORPORATED;AND OTHERS;REEL/FRAME:025675/0001
Owner name: JPMORGAN CHASE BANK, N.A., AS ADMINISTRATIVE AGENT