Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS7610611 B2
Publication typeGrant
Application numberUS 10/666,077
Publication dateOct 27, 2009
Filing dateSep 19, 2003
Priority dateSep 19, 2003
Fee statusPaid
Also published asUS20050086508
Publication number10666077, 666077, US 7610611 B2, US 7610611B2, US-B2-7610611, US7610611 B2, US7610611B2
InventorsDouglas R. Moran, Satish Acharya, Zohar Bogin, Sean G. Galloway
Original AssigneeMoran Douglas R, Satish Acharya, Zohar Bogin, Galloway Sean G
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Prioritized address decoder
US 7610611 B2
Abstract
A prioritized address decoder has been disclosed. One embodiment of the prioritized address decoder includes a first comparator to compare a destination device address of data with a first address range associated with a first device and a second comparator coupled to the first comparator to compare the destination device address with a second address range associated with a second device, wherein the data is sent to the second device in response to a first output of the first comparator and a second output of the second comparator.
Images(9)
Previous page
Next page
Claims(12)
1. A prioritized address decoder comprising:
a first comparator associated with a trusted first destination device to compare a received destination device address for data with a first address range associated with the trusted first destination device, the first comparator sending the data to the first device if the destination device address is within the first address range; and
a second comparator associated with a non-trusted second destination device and coupled to the first comparator to compare the destination device address with a second address range associated with the non-trusted second device, wherein the second comparator sends the data to the second device only if the second comparator receives a first output of the first comparator, the first output indicating that the destination device address does not correspond to the first address range, wherein the first comparator disables the second comparator when the destination device address is within the first address range;
a third comparator coupled to the first and the second comparators to compare the destination device address with a third address range associated with a third device, wherein the data is sent to the third device only if the third comparator receives a third output of the third comparator, the third output indicating that the destination device address does not correspond to the second address range, wherein in the third comparator is disabled when the address is within either the first address range or the second address range.
2. The prioritized address decoder of claim 1, wherein if the first address range is associated with a first device of a computer system, then secured data in the computer system is authorized to be sent to the first device.
3. The prioritized address decoder of claim 1, wherein if the second address range is associated with a second device of a computer system, then the secured data is not authorized to be sent to the second device.
4. The prioritized address decoder of claim 1, wherein the comparators include a plurality of configuration bits corresponding to respective address ranges.
5. The method of claim 4, wherein the plurality of configuration bits are software configurable.
6. The method of claim 5, wherein the plurality of configuration bits are locked during a trusted mode.
7. A computer system comprising:
a dynamic random access memory (DRAM);
a memory controller coupled to the DRAM, the memory controller comprising a prioritized address decoder, the prioritized decoder including
a first comparator associated with a trusted first destination device to compare a received destination device address for data with a first address range associated with the trusted first destination device, the first comparator sending the data to the first device if the destination device address is within the first address range; and
a second comparator associated with a non-trusted second destination device and coupled to the first comparator to compare the destination device address with a second address range associated with the non-trusted second device, wherein the second comparator sends the data to the second device only if the second comparator receives a first output of the first comparator, the first output indicating that the destination device address does not correspond to the first address range, wherein the first comparator disables the second comparator when the destination device address is within the first address range;
a third comparator coupled to the first and the second comparators to compare the destination device address with a third address range associated with a third device, wherein the data is sent to the third device only if the third comparator receives a third output of the third comparator, the third output indicating that the destination device address does not correspond to the second address range, wherein in the third comparator is disabled when the address is within either the first address range or the second address range.
8. The computer system of claim 7, further comprising a processor coupled to the memory controller, wherein the trusted agent is the processor.
9. The computer system of claim 7, wherein the second address range is associated with agents coupled to an external bus.
10. The computer system of claim 7, wherein the memory controller further comprises a plurality of configuration registers storing information on the first and the second address ranges.
11. The computer system of claim 10, wherein the information is stored in the plurality of configuration registers during configuration.
12. The computer system of claim 10, wherein the plurality of configuration registers are locked during a trusted mode.
Description
FIELD OF INVENTION

The present invention relates to computer systems, and more particularly, to data security in a computer system.

BACKGROUND

In a typical computer system, a memory controller or a memory controller hub (MCH) routes data in between various devices within the computer system, such as, a processor, a main memory, a graphics chip, a peripheral device, etc. Some of the devices of the computer system are referred to as trusted agents because it is safe to send secured data to these devices. For example, the Central Processing Unit (CPU) is a trusted agent in one computer system. The remaining devices are referred to as non-trusted agents.

The MCH in the computer system allows software to allocate memory space in a memory map for various devices in the computer system. When the computer system is initialized, the basic input/output software (BIOS) programs a set of configuration registers in the MCH to define a memory map for the computer system.

FIG. 1 shows an example of the memory map 100. The bottom portion 120 of the memory map 100 is assigned to the main memory of the computer system. Memory portions 111, 113, and 115 are respectively assigned to devices A, B, and C of the computer system. Usually, the portions of the memory map for the devices do not overlap with each other or with the portion for the main memory. To route data within the computer system, the MCH decodes the destination address of the data to determine in which device's address range the destination address falls into. Then the MCH routes the data to that device.

An existing address decoder in a MCH is shown in FIG. 2. The address decoder includes a number of address comparators 210 connected in parallel. Each comparator compares the destination address of the data with an address range of a device within the system. The values of cfg_bitsA 203, cfg_bitsB 205, and cfg_bitsC 207 represent the address ranges of devices A, B, and C respectively. The address range of the main memory is represented by cfg_bitsN 209. If the destination address falls within the address range of a device, the corresponding comparator outputs a signal to enable the MCH to route the data to the device. Since each comparator is independent of the other comparators, the same data may be written to multiple devices when the address ranges of the multiple devices overlap with each other and the destination address falls into the overlapped range. For example, referring to the memory map 300 in FIG. 3, the address range of device C 315 overlaps with the address range of the main memory 320. When the destination address of the data falls within the overlapping address range 315, the data is written to both the main memory and device C.

Some software may be used to exploit the fact that data is sent to multiple locations when address ranges overlap in order to steal secured data from the computer system. For example, the software reprograms the address range of a non-trusted agent, e.g., a peripheral device, to overlap with the address range of a trusted agent. When the trusted agent accesses the secured data, the non-trusted agent receives the secured data as well if the destination address of the secured data falls into the address range shared by both the trusted agent and the non-trusted agent. However, it is impractical to bar reprogramming of the address ranges of peripheral devices because other legitimately operating software applications may reprogram the address ranges from time to time.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention will be understood more fully from the detailed description that follows and from the accompanying drawings, which however, should not be taken to limit the appended claims to the specific embodiments shown, but are for explanation and understanding only.

FIG. 1 shows an example of a memory map.

FIG. 2 shows an existing address decoder.

FIG. 3 shows another example of a memory map.

FIG. 4A shows one embodiment of a prioritized address decoder.

FIG. 4B shows an alternate embodiment of a prioritized address decoder.

FIG. 4C shows one embodiment of a prioritized address decoder.

FIG. 5 shows a flow diagram of one embodiment of a process for routing data in a computer system.

FIG. 6 shows an exemplary embodiment of a computer system.

DETAILED DESCRIPTION

In the following description, numerous specific details are set forth. However, it is understood that embodiments of the invention may be practiced without these specific details. In other instances, well-known circuits, structures, and techniques have not been shown in detail in order not to obscure the understanding of this description.

FIG. 4A shows one embodiment of a prioritized address decoder 400. The prioritized address decoder 400 may be part of a MCH in a computer system. In one embodiment, the decoder 400 includes 3 address comparators 410-430 and an OR gate 440. The address comparators 410-430 compare an input address 401 with cfg_bitsA 403, cfg_bitsB 405, and cfg_bitsC 407, respectively. In one embodiment, the input address 401 is the destination address of the data to be sent to a device of the computer system. In one embodiment, cfg_bitsA 403, cfg_bitsB 405, and cfg_bitsC 407 correspond respectively to the address ranges of devices A, B, and C within the computer system. Examples of devices A, B, and C include the main memory, the graphics chip, etc. In one embodiment, cfg_bitsA 403, cfg_bitsB 405, and cfg_bitsC 407 are stored in a number of configuration registers in, or accessible by, the MCH during configuration of the computer system. In one embodiment, the values of cfg_bitsA 403, cfg_bitsB 405, and cfg_bitsC 407 may be modified by software after configuration.

Referring to FIG. 4A, the output of the comparator 410 is coupled to a select input of the comparators 420 and 430. If the input address 401 falls within the address range corresponding to device A, then the output of the comparator 410, DestinationA 493, goes high to allow the data to go to device A. Also, the output of the comparator 410 at high disables the remaining comparators 420 and 430 so that the data would not be sent to device B or device C.

In one embodiment, if the input address 401 does not fall within the address range of device A, the output of the comparator 410, DestinationA 493, goes low to prevent the data from going to device A and enables the comparator 420. When the comparator 420 is enabled, the comparator 420 compares the input address 401 with cfg_bitsB 405 and determines whether the input address 401 is within the address range of device B. If the input address 401 is within the address range of device B, the output of the comparator 420, DestinationB 495, goes high to allow the data to go to device B. DestinationB 495 also goes to the comparator 430 via the OR gate 440 to disable the comparator 430.

In one embodiment, the outputs of the comparators 410 and 420 are coupled to inputs of the OR gate 440. If the input address is not within the address range of device A or the address range of device B, then the outputs of the comparators 410 and 420 go low, i.e., both DestinationA 493 and DestinationB 495 go low. DestinationA 493 and DestinationB 495 are input to the OR gate 440, and therefore, the output of the OR gate 440 goes low to enable the comparator 430. The comparator 430 compares the input address 401 with cfg_bitsC 407 to determine whether the input address 401 is within the address range of device C. If so, the output of the comparator 430, DestinationC 497, goes high to allow the data to go to device C.

In an alternate embodiment, the prioritized address decoder includes a different number of comparators, such as, for example, 2, 4, 5, etc., that may depend on the number of devices in the system that have associated address ranges. In one embodiment, there is one comparator for each device in the computer system. FIG. 4B shows one embodiment of a prioritized address decoder 490. Referring to FIG. 4B, the comparators 492 are arranged in series with the OR gates 494 coupled in between the comparators 492. The comparators 492 compare the input address 491 to address ranges corresponding to devices in the computer system one by one. When one of the comparators 492 determines that the input address 491 is within the address range associated with the comparator, the comparator disables the remaining comparators in the series. For example, in one embodiment, the decoder includes N comparators arranged in a series. When the kth comparator determines that the input address 491 is within the address range associated with the kth comparator, the (k+1)th through Nth comparators will be disabled. It should be apparent to one of ordinary skill in the art that the logic configuration disclosed can be extended to any number of comparators. The embodiments shown are merely for illustrating the concept, and thus, these embodiments should not be construed to limit the appending claims to any particular number of comparators.

In one embodiment, the comparators are arranged in a sequence such that the comparators assigned to the trusted agents are enabled before the comparators assigned to the non-trusted agents. Such arrangement prevents the non-trusted agents with an address range overlapping the address range of a trusted agent from accessing secured data that is to be sent to the trusted agent. It is because the comparator assigned to the trusted agent disables the comparator assigned to the non-trusted agent when the destination address of the data falls within the address range of the trusted agent. For example, referring back to FIG. 4A, suppose device A is a trusted agent and device B is a non-trusted agent, where the address range of device B overlaps with the address range of device A at the address 401. The comparator 410 checks the address 401 and generates an output to allow the data to go to device A and to disable the remaining comparators 420 and 430. Since the comparator 420, which is assigned to device B, is disabled, the data is not allowed to be sent to device B. Therefore, the prioritized address decoder 400 prevents device B from stealing the secured data from the computer system.

FIG. 4C shows an alternate embodiment of a prioritized address decoder 450. Decoder 450 includes address comparators 412, 422, and 432, AND gates 453 and 457, and inverters 451 and 455. The address comparators 410-430 compare an input address 401 with cfg_bitsA 403, cfg_bitsB 405, and cfg_bitsC 407, respectively. Each of cfg_bitsA 403, cfg_bitsB 405, and cfg_bitsC 407 is associated with an address range of a device in a computer system. The output of the comparator 410 is DestinationA 493, which is input to the inverter 451. The output of the inverter 451 and the output of the comparator 422 are input to the AND gate 453. The output of the comparator 422 is also input to the inverter 455. The output of the inverter 455, the output of the inverter 451, and the output of the comparator 432 are input to the AND gate 457. The outputs of the AND gates 453 and 457 are DestinationB 495 and DestinationC 497, respectively. DestinationA 493, DestinationB 495, and DestinationC 497 allow data to be sent to the devices having address ranges associated with cfg_bitsA 403, cfg_bitsB 405, and cfg_bitsC 407, respectively.

In one embodiment, a comparator outputs a signal at high level and allows data to be sent to the device associated with the address range when the input address 401 falls within the associated address range of a comparator. For example, if input address 401 falls within the address range associated with cfg_bitsA 403, comparator 412 outputs a signal at high level to allow the data to be sent to the device associated with cfg_bitsA 403. The output of comparator 412 is input via the inverter 451 to the AND gates 453 and 457. The inverter 451 inverts the output of comparator 412 from a high level to a low level, and therefore, forcing the outputs of both AND gates 453 and 457, i.e., DestinationB 495 and DestinationC 497, respectively, to be at low level, regardless of the other inputs to the AND gates 453 and 457. Therefore, the data would be sent to only the device associated with cfg_bitsA 403, not the devices associated with cfg_bitsB 405 and cfg_bitsC 407. One should appreciate that the embodiments described above are merely for illustrating the concept. Other embodiments may include different logic circuitries or configuration without going beyond the scope and boundary of the appended claims.

FIG. 5 shows one embodiment of a process for routing data to a device within a computer system. The process is performed by processing logic that may comprise hardware (e.g., circuitry, dedicated logic, etc.), software (such as is run on a general purpose computer system or a dedicated machine), or a combination of both. Referring to FIG. 5, a device is referred to as a trusted agent if it is safe to send secured data to the device. Otherwise, the device is referred to as a non-trusted agent. Processing logic determines whether the destination address of the data is within the address range of a trusted agent (processing block 520). If the destination address of the data is within the address range of the trusted agent, processing logic sends the data to the trusted agent and the process ends (processing block 529). Otherwise, processing logic determines whether all the trusted agents in the system have been checked (processing block 525). If there is at least one trusted agent not checked yet, processing logic repeats processing block 520 to check the remaining trusted agent(s). If all trusted agents have been checked, then processing logic moves on to check the non-trusted agents.

For a non-trusted agent, processing logic determines whether the destination address is within the address range of the non-trusted agent (processing block 530). If the destination address is within the address range of the non-trusted agent, processing logic sends the data to the non-trusted agent and the process ends (processing block 539). Otherwise, processing logic determines whether there is any non-trusted agent not checked yet (processing block 535). If there is a non-trusted agent not checked yet, processing logic repeats processing block 530 on the non-trusted agent until all non-trusted agents have been checked. If the destination address does not fall within the address range of any trusted or non-trusted agent, then processing logic flags an error (processing block 540).

Since processing logic checks all trusted agents before checking any non-trusted agent and stops looking for another agent when processing logic finds a trusted agent having an address range encompassing the destination address of the data, the data is not sent to a non-trusted agent even if the destination address is also within the address range of the non-trusted agent. Such address decoding mechanism prevents the non-trusted agent with an address range overlapping the address range of a trusted agent from accessing secured data going to the trusted agent.

FIG. 6 shows an exemplary embodiment of a computer system 600. The system 600 includes a processor 610, a MCH 620, a main memory 630, and a number of peripheral devices 640. In one embodiment, processor 610 includes a microprocessor, but is not limited to a microprocessor, such as, for example, Pentium®, Itanium®, PowerPC®, etc. Processor 610 is coupled to main memory 630. In one embodiment, main memory 630 includes a random access memory (RAM), or other dynamic storage device, such as, for example, a dynamic random access memory (DRAM), to store data and instructions to be executed by processor 610. The data and instructions are routed between processor 610, main memory 630, and other peripheral devices 640 via MCH 620.

In one embodiment, MCH 620 includes a priority address decoder 622 and a set of configuration registers 624 to route data between the devices of computer system 600. Some of the devices are referred to as trusted agents because it is safe to send secured data to these devices. The remaining devices are referred to as non-trusted agents. For example, in one embodiment, main memory 630, processor 610, and device A are trusted agents, while device B and device C are non-trusted agents.

To prevent routing secured data to non-trusted agents, MCH 620 checks the destination address of the secured data with the priority address decoder 622. In one embodiment, the address ranges of both the trusted and non-trusted agents are stored in the configuration registers 624. In one embodiment, the configuration registers 624 are set during configuration of various devices of the computer system 600. The contents of the configuration registers 624 may be modified during execution of certain software applications. In one embodiment, the configuration registers 624 are locked during a trusted mode to prevent unauthorized modification of the contents of the registers 624.

In one embodiment, the priority address decoder 622 checks the address ranges of the trusted agents one by one. In one embodiment, the priority address decoder 622 includes one comparator for each device in the computer system to determine whether the destination address of the data falls within the address range of the device. The comparators may be arranged in a sequence such that all comparators corresponding to trusted agents are before the comparators for non-trusted agents. In one embodiment, when the priority address decoder 622 identifies the trusted agent with an address range encompassing the destination address, the corresponding comparator outputs a signal to disable the other comparators such that the secured data is allowed to go to only the trusted agent. When the decoder 622 determines that the destination address is not within the address range of any of the trusted agents, the decoder 622 checks the non-trusted agents. Hence, the decoder 622 prevents the secured data from going to a non-trusted agent with an address range overlapping the address range of a trusted agent.

Note that any or all of the devices of computer system 600 and associated hardware may be used in various embodiments of the present invention. However, it can be appreciated that other configurations of the computer system may include some or all of the devices.

The foregoing discussion merely describes some exemplary embodiments of the present invention. One skilled in the art will readily recognize from such discussion, the accompanying drawings and the claims that various modifications can be made without departing from the spirit and scope of the appended claims. The description is thus to be regarded as illustrative instead of limiting.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3699532Apr 27, 1970Oct 17, 1972Singer CoMultiprogramming control for a data handling system
US3996449Aug 25, 1975Dec 7, 1976International Business Machines CorporationOperating system authenticator
US4037214Apr 30, 1976Jul 19, 1977International Business Machines CorporationKey register controlled accessing system
US4162536Jan 30, 1978Jul 24, 1979Gould Inc., Modicon Div.Digital input/output system and method
US4207609May 8, 1978Jun 10, 1980International Business Machines CorporationMethod and means for path independent device reservation and reconnection in a multi-CPU and shared device access system
US4247905Aug 26, 1977Jan 27, 1981Sharp Kabushiki KaishaMemory clear system
US4276594Jun 16, 1978Jun 30, 1981Gould Inc. Modicon DivisionDigital computer with multi-processor capability utilizing intelligent composite memory and input/output modules and method for performing the same
US4278837Jun 4, 1979Jul 14, 1981Best Robert MCrypto microprocessor for executing enciphered programs
US4307447Jun 19, 1979Dec 22, 1981Gould Inc.Programmable controller
US4319233Nov 28, 1979Mar 9, 1982Kokusan Denki Co., Ltd.Device for electrically detecting a liquid level
US4319323Apr 4, 1980Mar 9, 1982Digital Equipment CorporationCommunications device for data processing system
US4347565Nov 30, 1979Aug 31, 1982Fujitsu LimitedAddress control system for software simulation
US4366537May 23, 1980Dec 28, 1982International Business Machines Corp.Authorization mechanism for transfer of program control or data between different address spaces having different storage protect keys
US4403283Jul 28, 1980Sep 6, 1983Ncr CorporationExtended memory system and method
US4419724Apr 14, 1980Dec 6, 1983Sperry CorporationMain bus interface package
US4430709Jul 7, 1981Feb 7, 1984Robert Bosch GmbhApparatus for safeguarding data entered into a microprocessor
US4521852Jun 30, 1982Jun 4, 1985Texas Instruments IncorporatedData processing device formed on a single semiconductor substrate having secure memory
US4571672Dec 19, 1983Feb 18, 1986Hitachi, Ltd.Access control method for multiprocessor systems
US4621318Feb 1, 1983Nov 4, 1986Tokyo Shibaura Denki Kabushiki KaishaMultiprocessor system having mutual exclusion control function
US4759064Oct 7, 1985Jul 19, 1988Chaum David LBlind unanticipated signature systems
US4795893Jul 10, 1987Jan 3, 1989Bull, Cp8Security device prohibiting the function of an electronic data processing unit after a first cutoff of its electrical power
US4802084Feb 10, 1986Jan 31, 1989Hitachi, Ltd.Address translator
US4825052Dec 30, 1986Apr 25, 1989Bull Cp8Method and apparatus for certifying services obtained using a portable carrier such as a memory card
US4907270Jul 9, 1987Mar 6, 1990Bull Cp8Method for certifying the authenticity of a datum exchanged between two devices connected locally or remotely by a transmission line
US4907272Jul 9, 1987Mar 6, 1990Bull Cp8Method for authenticating an external authorizing datum by a portable object, such as a memory card
US4910774Jul 8, 1988Mar 20, 1990Schlumberger IndustriesMethod and system for suthenticating electronic memory cards
US4975836Dec 16, 1985Dec 4, 1990Hitachi, Ltd.Virtual computer system
US5007082Feb 26, 1990Apr 9, 1991Kelly Services, Inc.Computer software encryption apparatus
US5022077Aug 25, 1989Jun 4, 1991International Business Machines Corp.Apparatus and method for preventing unauthorized access to BIOS in a personal computer system
US5075842Dec 22, 1989Dec 24, 1991Intel CorporationDisabling tag bit recognition and allowing privileged operations to occur in an object-oriented memory protection mechanism
US5079737Oct 25, 1988Jan 7, 1992United Technologies CorporationMemory management unit for the MIL-STD 1750 bus
US5155829 *Feb 9, 1990Oct 13, 1992Harry M. WeissMemory system and method for protecting the contents of a ROM type memory
US5187802Dec 18, 1989Feb 16, 1993Hitachi, Ltd.Virtual machine system with vitual machine resetting store indicating that virtual machine processed interrupt without virtual machine control program intervention
US5230069Oct 2, 1990Jul 20, 1993International Business Machines CorporationApparatus and method for providing private and shared access to host address and data spaces by guest programs in a virtual machine computer system
US5237616Sep 21, 1992Aug 17, 1993International Business Machines CorporationSecure computer system having privileged and unprivileged memories
US5255379Dec 28, 1990Oct 19, 1993Sun Microsystems, Inc.Method for automatically transitioning from V86 mode to protected mode in a computer system using an Intel 80386 or 80486 processor
US5287363Jul 1, 1991Feb 15, 1994Disk Technician CorporationSystem for locating and anticipating data storage media failures
US5293424Oct 14, 1992Mar 8, 1994Bull Hn Information Systems Inc.Secure memory card
US5295251Sep 21, 1990Mar 15, 1994Hitachi, Ltd.Method of accessing multiple virtual address spaces and computer system
US5317705Aug 26, 1993May 31, 1994International Business Machines CorporationApparatus and method for TLB purge reduction in a multi-level machine system
US5319760Jun 28, 1991Jun 7, 1994Digital Equipment CorporationTranslation buffer for virtual machines with address space match
US5361375May 24, 1993Nov 1, 1994Fujitsu LimitedVirtual computer system having input/output interrupt control of virtual machines
US5386552Jul 18, 1994Jan 31, 1995Intel CorporationPreservation of a computer system processing state in a mass storage device
US5421006Apr 20, 1994May 30, 1995Compaq Computer Corp.Method and apparatus for assessing integrity of computer system software
US5434999Apr 8, 1993Jul 18, 1995Bull Cp8Safeguarded remote loading of service programs by authorizing loading in protected memory zones in a terminal
US5437033Nov 4, 1991Jul 25, 1995Hitachi, Ltd.System for recovery from a virtual machine monitor failure with a continuous guest dispatched to a nonguest mode
US5442645Oct 24, 1994Aug 15, 1995Bull Cp8Method for checking the integrity of a program or data, and apparatus for implementing this method
US5455909Apr 22, 1992Oct 3, 1995Chips And Technologies Inc.Microprocessor with operation capture facility
US5459867Sep 30, 1993Oct 17, 1995Iomega CorporationKernels, description tables, and device drivers
US5459869Feb 17, 1994Oct 17, 1995Spilo; Michael L.Method for providing protected mode services for device drivers and other resident software
US5469557Mar 5, 1993Nov 21, 1995Microchip Technology IncorporatedCode protection in microcontroller with EEPROM fuses
US5473692Sep 7, 1994Dec 5, 1995Intel CorporationRoving software license for a hardware agent
US5479509Apr 6, 1994Dec 26, 1995Bull Cp8Method for signature of an information processing file, and apparatus for implementing it
US5504922Sep 6, 1994Apr 2, 1996Hitachi, Ltd.Virtual machine with hardware display controllers for base and target machines
US5506975Dec 14, 1993Apr 9, 1996Hitachi, Ltd.Virtual machine I/O interrupt control method compares number of pending I/O interrupt conditions for non-running virtual machines with predetermined number
US5511217Nov 30, 1993Apr 23, 1996Hitachi, Ltd.Computer system of virtual machines sharing a vector processor
US5522075Mar 22, 1994May 28, 1996Digital Equipment CorporationProtection ring extension for computers having distinct virtual machine monitor and virtual machine address spaces
US5528231Jun 7, 1994Jun 18, 1996Bull Cp8Method for the authentication of a portable object by an offline terminal, and apparatus for implementing the process
US5533126Apr 21, 1994Jul 2, 1996Bull Cp8Key protection device for smart cards
US5555385Oct 27, 1993Sep 10, 1996International Business Machines CorporationAllocation of address spaces within virtual machine compute system
US5555414Dec 14, 1994Sep 10, 1996International Business Machines CorporationMultiprocessing system including gating of host I/O and external enablement to guest enablement at polling intervals
US5560013Dec 6, 1994Sep 24, 1996International Business Machines CorporationMethod of using a target processor to execute programs of a source architecture that uses multiple address spaces
US5564040Nov 8, 1994Oct 8, 1996International Business Machines CorporationIn a computer system
US5566323Oct 24, 1994Oct 15, 1996Bull Cp8Data processing system including programming voltage inhibitor for an electrically erasable reprogrammable nonvolatile memory
US5568552Jun 7, 1995Oct 22, 1996Intel CorporationMethod for providing a roving software license from one node to another node
US5574936Jan 25, 1995Nov 12, 1996Amdahl CorporationAccess control mechanism controlling access to and logical purging of access register translation lookaside buffer (ALB) in a computer system
US5582717Sep 11, 1991Dec 10, 1996Di Santo; Dennis E.Water dispenser with side by side filling-stations
US5604805Feb 9, 1996Feb 18, 1997Brands; Stefanus A.Privacy-protected transfer of electronic information
US5606617Oct 14, 1994Feb 25, 1997Brands; Stefanus A.Secret-key certificates
US5615263Jan 6, 1995Mar 25, 1997Vlsi Technology, Inc.For performing a cryptographic function on data in a data stream
US5628022Jun 1, 1994May 6, 1997Hitachi, Ltd.Microcomputer with programmable ROM
US5633929Sep 15, 1995May 27, 1997Rsa Data Security, IncCryptographic key escrow system having reduced vulnerability to harvesting attacks
US5657445Jan 26, 1996Aug 12, 1997Dell Usa, L.P.Apparatus and method for limiting access to mass storage devices in a computer system
US5668971Feb 27, 1996Sep 16, 1997Compaq Computer CorporationPosted disk read operations performed by signalling a disk read complete to the system prior to completion of data transfer
US5684948Sep 1, 1995Nov 4, 1997National Semiconductor CorporationMemory management circuit which provides simulated privilege levels
US5706469Sep 11, 1995Jan 6, 1998Mitsubishi Denki Kabushiki KaishaData processing system controlling bus access to an arbitrary sized memory area
US5717903May 15, 1995Feb 10, 1998Compaq Computer CorporationMethod and appartus for emulating a peripheral device to allow device driver development before availability of the peripheral device
US5720609Dec 11, 1996Feb 24, 1998Pfefferle; William CharlesCatalytic method
US5721222Aug 25, 1995Feb 24, 1998Zeneca LimitedInhibitors of human leukocyte elastase
US5729760Jun 21, 1996Mar 17, 1998Intel CorporationSystem for providing first type access to register if processor in first mode and second type access to register if processor not in first mode
US5737604Sep 30, 1996Apr 7, 1998Compaq Computer CorporationMethod and apparatus for independently resetting processors and cache controllers in multiple processor systems
US5737760Oct 6, 1995Apr 7, 1998Motorola Inc.Microcontroller with security logic circuit which prevents reading of internal memory by external program
US5740178Aug 29, 1996Apr 14, 1998Lucent Technologies Inc.Software for controlling a reliable backup memory
US5752046Dec 18, 1996May 12, 1998Apple Computer, Inc.Power management system for computer device interconnection bus
US5757919Dec 12, 1996May 26, 1998Intel CorporationCryptographically protected paging subsystem
US5764969Feb 10, 1995Jun 9, 1998International Business Machines CorporationMethod and system for enhanced management operation utilizing intermixed user level and supervisory level instructions with partial concept synchronization
US5796835May 7, 1997Aug 18, 1998Bull Cp8Portable electronic object
US5796845Jun 26, 1997Aug 18, 1998Matsushita Electric Industrial Co., Ltd.Sound field and sound image control apparatus and method
US5805712Dec 29, 1995Sep 8, 1998Intel CorporationApparatus and method for providing secured communications
US5809546May 23, 1996Sep 15, 1998International Business Machines CorporationMethod for managing I/O buffers in shared storage by structuring buffer table having entries including storage keys for controlling accesses to the buffers
US5825875Oct 11, 1995Oct 20, 1998Cp8 TransacProcess for loading a protected storage zone of an information processing device, and associated device
US5825880Jun 4, 1997Oct 20, 1998Sudia; Frank W.Multi-step digital signature method and system
US5835594Feb 9, 1996Nov 10, 1998Intel CorporationMethods and apparatus for preventing unauthorized write access to a protected non-volatile storage
US5844986Sep 30, 1996Dec 1, 1998Intel CorporationSecure BIOS
US5852717Nov 20, 1996Dec 22, 1998Shiva CorporationPerformance optimizations for computer networks utilizing HTTP
US5854913Jun 10, 1997Dec 29, 1998International Business Machines CorporationMicroprocessor with an architecture mode control capable of supporting extensions of two distinct instruction-set architectures
US5867577Mar 9, 1995Feb 2, 1999Bull Cp8Method and apparatus for authenticating a data carrier intended to enable a transaction or access to a service or a location, and corresponding carrier
US5872994Nov 12, 1996Feb 16, 1999Nec CorporationFlash memory incorporating microcomputer having on-board writing function
US5890189Dec 3, 1996Mar 30, 1999Kabushiki Kaisha ToshibaMemory management and protection system for virtual memory in computer system
US5900606Mar 8, 1996May 4, 1999Schlumberger Industries, S.A.Method of writing information securely in a portable medium
US5940342 *May 18, 1998Aug 17, 1999Mitsubishi Denki Kabushiki KaishaMulti-bank DRAM suitable for integration with processor on common semiconductor chip
Non-Patent Citations
Reference
1Berg, Cliff , "How Do I Create a Signed Applet?", Dr. Dobb's Journal, (Aug. 1997),1-9.
2Brands, Stefan , "Restrictive Blinding of Secret-Key Certificates", Springer-Verlag XP002201306, (1995),Chapter 3.
3Chien, Andrew A., et al., "Safe and Protected Execution for the Morph/AMRM Reconfigurable Processor", 7th Annual IEEE Symposium, FCCM '99 Proceedings, XP010359180, ISBN 0-7695-0375-6, Los Alamitos, CA, (Apr. 21, 1999),209-221.
4Compaq Computer Corporation, "Trusted Computing Platform Alliance (TCPA) Main Specification Version 1.1a", XP002272822, (Jan. 25, 2001),1-321.
5Coulouris, George , et al., "Distributed Systems, Concepts and Designs", 2nd Edition, (1994),422-424.
6Crawford, John , "Architecture of the Intel 80386", Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors (ICCD '86), (Oct. 6, 1986),155-160.
7Davida, George I., et al., "Defending Systems Against Viruses through Cryptographic Authentication", Proceedings of the Symposium on Security and Privacy, IEEE Comp. Soc. Press, ISBN 0-8186-1939-2,(May 1989).
8Fabry, R.S. , "Capability-Based Addressing", Fabry, R.S., "Capability-Based.Addressing," Communications of the ACM, vol. 17, No. 7 (Jul. 1974),403-412.
9Frieder, Gideon , "The Architecture And Operational Characteristics of the VMX Host Machine", The Architecture And Operational Characteristics of the VMX Host Machine, IEEE, (1982),9-16.
10Goldberg, Robert P., "Survey of Virtual Machine Research", Computer Magazine, (Jun. 1974),34-35.
11Gong, Li , et al., "Going Behond the Sandbox: An Overview of the New Security Architecture in the Java Development Kit 1.2", Proceedings of the USENIX Symposium on Internet Technologies and Systems, Monterey, CA,(Dec. 1997).
12Gum, P. H., "System/370 Extended Architecture: Facilities for Virtual Machines", IBM J. Research Development, vol. 27, No. 6, (Nov. 1983),530-544.
13Heinrich, Joe , "MIPS R4000 Microprocessor User's Manual, Second Edition", Chapter 4 "Memory Management", (Jun. 11, 1993),61-97.
14HP Mobile Security Overview, "HP Mobile Security Overview", (Sept. 2002),1-10.
15IBM Corporation, "IBM ThinkPad T30 Notebooks", IBM Product Specification, located at www-1.ibm.com/services/files/cisco-t30-spec-sheet-070202.pdf, last visited Jun. 23, 2004,(Jul 2, 2002),1-6.
16IBM, "Information Display Technique for a Terminate Stay Resident Program IBM Technical Disclosure Bulletin", TDB-ACC-No. NA9112156, vol. 34, Issue 7A, (Dec. 1, 1991),156-158.
17Intel Corporation, "IA-64 System Abstraction Layer Specification", Intel Product Specification, Order No. 245359-001, (Jan. 2000),1-112.
18Intel Corporation, "Intel 82802AB/82802AC Firmware Hub (FWH)", Intel Product Datasheet, Document No. 290658-004,(Nov. 2000),1-6, 17-28.
19Intel Corporation, "Intel IA-64 Architecture Software Developer's Manual", vol. 2: IA-64 System Architecture, Order No. 245318-001, (Jan. 2000),i, ii, 5.1-5.3, 11.1-11.8, 11.23-11.26.
20Intel, "IA-32 Intel Architecture Software Developer's Manual", vol. 3: System Programming Guide, Intel Corporation-2003, 13-1 through 13-24.
21Intel, "Intel386 DX Microprocessor 32-Bit CHMOS Microprocessor With Integrated Memory Management", (1995),5-56.
22Karger, Paul A., et al., "A VMM Security Kernal for the VAX Architecture", Proceedings of the Symposium on Research in Security and Privacy, XP010020182, ISBN 0-8186-2060-9, Boxborough, MA, (May 7, 1990),2-19.
23Kashiwagi, Kazuhiko , et al., "Design and Implementation of Dynamically Reconstructing System Software", Software Engineering Conference, Proceedings 1996 Asia-Pacific Seoul, South Korea Dec. 4-7, 1996, Los Alamitos, CA USA, IEEE Comput. Soc, US, ISBN 0-8186-7638-8,(1996).
24Lawton, Kevin , et al., "Running Multiple Operating Systems Concurrently on an IA32 PC Using Virtualization Techniques", http://www.plex86.org/research/paper.txt, (Nov. 29, 1999),1-31.
25Luke, Jahn , et al., "Replacement Strategy for Aging Avionics Computers", IEEE AES Systems Magazine, XP002190614,(Mar. 1999).
26Menezes, Alfred J., et al., "Handbook of Applied Cryptography", CRC Press LLC, USA XP002201307, (1997),475.
27Menezes, Alfred J., et al., "Handbook of Applied Cryptography", CRC Press Series on Discrete Mathematics and its Applications, Boca Raton, FL, XP002165287, ISBN 0849385237,(Oct. 1996),403-405, 506-515, 570.
28Motorola, "M68040 User's Manual", (1993),1-1 to 8-32.
29Nanba, S. , et al., "VM/4: ACOS-4 Virtual Machine Architecture", VM/4: ACOS-4 Virtual Machine Architecture, IEEE, (1985),171-178.
30Richt, Stefan , et al., "In-Circuit-Emulator Wird Echtzeittauglich", Elektronic, Franzis Verlag GMBH, Munchen, DE, vol. 40, No. 16, XP000259620,(100-103),Aug. 6, 1991.
31Robin, John S., et al., "Analysis of the Pentium's Ability to Support a Secure Virtual Machine Monitor", Proceedings of the 9th USENIX Security Symposium, XP002247347, Denver, Colorado, (Aug. 14, 2000),1-17.
32Rosenblum, M. , "Virtual Platform: A Virtual Machine Monitor for Commodity PC", Proceedings of the 11th Hotchips Conference, (Aug. 17, 1999),185-196.
33RSA Security, "Hardware Authenticators", www.rsasecurity.com/node.asp.?id=1158, 1-2.
34RSA Security, "RSA SecurID Authenticators", www.rsasecurity.com/products/securid/datasheets/SID-DS-0103.pdf, 1-2.
35RSA Security, "Software Authenticators", www.srasecurity.com/node.asp?id=1313, 1-2.
36Saez, Sergio , et al., "A Hardware Scheduler for Complex Real-Time Systems", Proceedings of the IEEE International Symposium on Industrial Electronics, XP002190615,(Jul. 1999),43-48.
37Schneier, Bruce , "Applied Cryptography: Protocols, Algorithm, and Source Code in C", Wiley, John & Sons, Inc., XP002138607; ISBN 0471117099,(Oct. 1995),56-65.
38Schneier, Bruce , "Applied Cryptography: Protocols, Algorithm, and Source Code in C", Wiley, John & Sons, Inc., XP002939871; ISBN 0471117099,(Oct. 1995),47-52.
39Schneier, Bruce , "Applied Cryptography: Protocols, Algorithms, and Source Code C", Wiley, John & Sons, Inc., XP002111449; ISBN 0471117099,(Oct. 1995),169-187.
40Schneier, Bruce , "Applied Cryptography: Protocols, Algorithms, and Source Code in C", 2nd Edition; Wiley, John & Sons, Inc., XP002251738; ISBN 0471128457,(Nov. 1995),28-33; 176-177; 216-217; 461-473; 518-522.
41Sherwood, Timothy , et al., "Patchable Instruction ROM Architecture", Department of Computer Science and Engineering, University of California, San Diego, La Jolla, CA, (Nov. 2001).
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US8516315Oct 18, 2010Aug 20, 2013Stmicroelectronics International N.V.Testing of non stuck-at faults in memory
Classifications
U.S. Classification726/2, 711/147, 726/35, 711/151, 713/190, 726/16, 713/162
International ClassificationG06F7/04, G06K9/00, H04L9/32, G06F12/14, G06F17/30
Cooperative ClassificationG06F12/1441
European ClassificationG06F12/14C1B
Legal Events
DateCodeEventDescription
Jul 4, 2013ASAssignment
Effective date: 20111122
Owner name: MICRON TECHNOLOGY, INC., IDAHO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTEL CORPORATION;REEL/FRAME:030747/0001
Mar 7, 2013FPAYFee payment
Year of fee payment: 4
Sep 19, 2003ASAssignment
Owner name: INTEL CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MORAN, DOUGLAS R.;ACHARYA, SATISH;BOGIN, ZOHAR;AND OTHERS;REEL/FRAME:014536/0757;SIGNING DATES FROM 20030917 TO 20030918