Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS7612415 B2
Publication typeGrant
Application numberUS 11/847,052
Publication dateNov 3, 2009
Filing dateAug 29, 2007
Priority dateAug 31, 2006
Fee statusPaid
Also published asCN100547765C, CN101136372A, US20080054367
Publication number11847052, 847052, US 7612415 B2, US 7612415B2, US-B2-7612415, US7612415 B2, US7612415B2
InventorsJin-Ha Park
Original AssigneeDongbu Hitek Co., Ltd.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method of forming semiconductor device
US 7612415 B2
Abstract
Embodiments relate to a method of forming a 90 nm semiconductor device, including forming an isolation film within a semiconductor substrate in which a pMOS region and an nMOS region are defined. A first mask is formed to shield the nMOS region by using a DUV photoresist having a thickness of approximately 0.7 to 0.75 μm. Ions are implanted into the pMOS region to form a p type well. A second mask is formed to shield the pMOS region by using a DUV photoresist having a thickness of approximately 0.7 to 0.75 μm. Ions are implanted into the nMOS region to form an n type well. A gate oxide film and a gate is formed over the semiconductor substrate. A low-concentration impurity may be implanted by using the gate as a mask. An LDD region may be formed. A sidewall spacer may be formed over both sidewalls of the gate. A high-concentration impurity is implanted by using the sidewall spacer as a mask, forming a source/drain region.
Images(5)
Previous page
Next page
Claims(20)
1. A method comprising:
forming an isolation film within a semiconductor substrate in which a pMOS region and an nMOS region are defined;
forming a first mask to shield an NMOS region by using a deep ultraviolet photoresist having a thickness of approximately 0.7 to 0.75 μm, and implanting ions into the pMOS region to form a p type well;
forming a second mask to shield the pMOS region by using a deep ultraviolet photoresist having a thickness of approximately 0.7 to 0.75 μm, and implanting ions into the nMOS region to form an n type well.
2. The method of claim 1, wherein the thickness of the deep ultraviolet photoresist is set based on an implant state condition and secondary ion mass spectrometry analysis.
3. The method of claim 2, wherein the implant state condition includes at least one of a dopant, energy, dose and tilt/twist variation information.
4. The method of claim 3, wherein the first mask is suitable as a barrier with respect to a dopant 11B+ at an energy of approximately 30 KeV or less.
5. The method of claim 3, wherein the first mask is used for a pMOS lightly doped drain.
6. The method of claim 3, wherein a top loss of the photoresist is approximately 250 nm or less.
7. The method of claim 3, wherein the first mask is suitable as a barrier with respect to a dopant 31P+ at an energy of approximately 30 KeV or less.
8. The method of claim 3, wherein the first mask is used as an nMOS lightly doped drain.
9. The method of claim 1, wherein the device method follows 90 nm design rules to form a 90 nm semiconductor device.
10. The method of claim 1, comprising forming a gate oxide film and a gate over the semiconductor substrate.
11. The method of claim 10, comprising implanting a low-concentration impurity by using the gate as a mask, forming a lightly doped drain region.
12. The method of claim 11, comprising forming a sidewall spacer over both sidewalls of the gate.
13. The method of claim 12, comprising implanting a high-concentration impurity by using the sidewall spacer as a mask, forming a source/drain region.
14. The method of claim 1, comprising forming a p type field stop layer in the nMOS region.
15. The method of claim 1, comprising forming an n type field stop layer in the pMOS region.
16. An apparatus comprising:
an isolation film formed within a semiconductor substrate in which a pMOS region and an nMOS region are defined;
a p type well formed by implanting ions into the pMOS region after forming a first mask to shield the nMOS region by using a deep ultraviolet photoresist having a thickness of approximately 0.7 to 0.75 μm;
an n type well formed by implanting ions into the NMOS region after forming a second mask to shield the pMOS region by using a deep ultraviolet photoresist having a thickness of approximately 0.7 to 0.75 μm.
17. The apparatus of claim 16, comprising a gate oxide film and a gate formed over the semiconductor substrate.
18. The apparatus of claim 17, comprising a lightly doped drain region formed by implanting a low-concentration impurity by using the gate as a mask.
19. The apparatus of claim 18, comprising a sidewall spacer formed over both sidewalls of the gate.
20. The apparatus of claim 19, comprising a source/drain region formed by implanting a high-concentration impurity by using the sidewall spacer as a mask.
Description

The present application claims priority under 35 U.S.C. 119 to Korean Patent Application No. 10-2006-0083920 (filed on Aug. 31, 2006), which is hereby incorporated by reference in its entirety.

TECHNICAL FIELD

It is, therefore, an object of the present invention to provide a method of forming a semiconductor device in which DUV PR thickness can be used in a LDD implant PEP process of sub 90 nm or less devices.

BACKGROUND

For the purpose of miniaturization, large capacity and high integration in semiconductor devices, a process of forming a multi-layer metal line for electrically connecting elements may be required after a transistor, bit line, and capacitor, etc. of the semiconductor device are formed. The transistor includes a MOS transistor having a short channel length. In order to prevent the short-channel effect, the source/drain region of the transistor may be formed to have a lightly doped drain (LDD) region and a Heavily Doped Drain (HDD) region. A CMOS device refers to a device having both a pMOS transistor and an nMOS transistor formed on one semiconductor substrate.

FIGS. 1 a and 1 b are process cross-sectional views illustrating a related method of forming a 130 nm semiconductor device. Referring to FIG. 1 a, Shallow Trench Isolation (STI) regions 2 for isolating elements are formed in a semiconductor substrate 1. The semiconductor substrate 1 is coated with a photoresist which is patterned by exposure and development, forming a first mask 30 through which a pMOS region is opened. Phosphorus (P) or other n type impurity is implanted into the pMOS region to sequentially form an n type well 3 and an n type field stop layer 4. After the first mask 30 is removed, a photoresist is coated again as illustrated in FIG. 1 b. The photoresist is patterned by exposure and development to form a second mask 31 through which the nMOS region is opened. A p type impurity is implanted into the exposed nMOS region using the second mask 31, forming a p type well 5 and a p type field stop layer 6. The photoresists may be coated over the first mask 30 and the second mask 31 to a thickness of approximately 0.85 μm to use as a mid ultraviolet (MUV) photoresist (PR) in 130 nm devices.

In the related 130 nm device formed as described above, the photoresist used as an LDD implant mask employs MUV PR having a thickness of 0.85 μm. As the design rules of the LDD implant are adapted for 90 nm processes, the active area of the implant layer (the portion opened to perform the actual implant) is significantly reduced compared with 130 nm devices. PRs used in 90 nm and 130 nm processes cannot be used interchangeably. Previously, there has been no solution to cope with this situation.

SUMMARY

Embodiments relate to a technique of forming semiconductor devices and, more particularly, to a method of forming a semiconductor device, which is suitable for use with a photoresist for a Lightly Doped Drain (LDD) implant, in a device with features at 90 nm or less.

Embodiments relate to a method of forming a semiconductor device in which deep ultraviolet (DUV) PR thickness can be used in a LDD implant photoetching process (PEP) in a device with features at 90 nm or less.

Embodiments relate to a method of forming a semiconductor device in which a DUV PR thickness of approximately 0.7 to 0.75 μm can be used in a LDD implant PEP process in a device with features at 90 nm or less.

Embodiments relate to a method of forming a semiconductor device in which a photoresist having a suitable thickness can be used by substituting several implant conditions in Secondary Ion Mass Spectrometry (SIMS) to apply the DUV PR thickness to the LDD implant PEP process in a device with features at 90 nm or less.

Embodiments relate to a method of forming a 90 nm semiconductor device, including forming an isolation film within a semiconductor substrate in which a pMOS region and an nMOS region are defined. A first mask is formed to shield the nMOS region by using a DUV photoresist having a thickness of approximately 0.7 to 0.75 μm. Ions are implanted into the pMOS region to form a p type well. A second mask is formed to shield the pMOS region by using a DUV photoresist having a thickness of approximately 0.7 to 0.75 μm. Ions are implanted into the nMOS region to form an n type well. A gate oxide film and a gate are formed over the semiconductor substrate. A low-concentration impurity may be implanted by using the gate as a mask. An LDD region may be formed. A sidewall spacer may be formed over both sidewalls of the gate. A high-concentration impurity is implanted by using the sidewall spacer as a mask, forming a source/drain region.

According to embodiments, as the size of devices shift to 90 nm, the PR process also shifts from MUV to DUV. To follow the smaller design rules, a PR thickness suitable for sub 90 nm devices is selected while switching the PR to DUV PR (for highly integrated semiconductor devices such as a 64 MB or larger DRAM).

DRAWINGS

FIGS. 1 a and 1 b are process cross-sectional views illustrating a related method of forming a 130 nm semiconductor device.

Example FIGS. 2 a to 2 d are process cross-sectional views illustrating a method of forming a 90 nm semiconductor device according to embodiments.

Example FIG. 3 illustrates test SIMS results of implant split according to embodiments.

DESCRIPTION

As illustrated in example FIG. 2 a, STI regions 12 for isolating elements are formed in a semiconductor substrate 11. A photoresist may be coated over the semiconductor substrate 11 and may then be patterned by exposure and development, forming a first mask 50 through which a pMOS region may be opened. Phosphorus (P), or other n type impurity may be implanted into the pMOS region to form an n type well 13 and an n type field stop layer 14. The first mask 50 may be removed, and a photoresist may again be coated as illustrated in example FIG. 2 b. The photoresist may be patterned by exposure and development to form a second mask 51 through which the nMOS region may be opened. A p type impurity may be implanted into the exposed nMOS region by employing the second mask 51, forming a p type well 15 and a p type field stop layer 16. The photoresists may be coated over the first mask 50 and the second mask 51 to a thickness of approximately 0.7 to 0.75 μm to be used as a DUV PR in 90 nm devices.

The second mask 51 may be removed. A gate oxide film 17, a gate 18, and a gate nitride film 19 may be formed over a selected region of the semiconductor substrate 11, as illustrated in example FIG. 2 c. An n type impurity with a low concentration may be implanted over the entire surface by a blanket ion implant method, forming n type LDD regions 21 in the nMOS transistor region.

As illustrated in example FIG. 2 d, after an oxide film is deposited over the entire surface, an etch-back process is performed to form a sidewall spacer 22 over the sidewalls of the gate electrodes 18. The gate the nitride film 19 and the gate oxide film 17 may be etched back at the same time. A p type impurity with a high concentration may then be implanted into the semiconductor substrate of the pMOS transistor region to form p type source/drain regions 23. An n type impurity of a high concentration may be implanted into the semiconductor substrate of the NMOS transistor region to form n type source/drain regions 24.

As described above, the DUV PR may be formed with a thickness of approximately 0.7 to 0.75 μm. To obtain a DUV PR with a precise thickness, several implant conditions may be implemented. A SIMS analysis may be used to determine whether the PR thickness has been obtained. An embodiment of the DUV PR having a thickness of approximately 0.7 μm is listed in the following table.

TABLE 1
Implant Condition
Dopant Energy Dose Tilt/Twist 7 8 9 10 11 12
LDD 11B+ 10 5.00E+15 0/0
PR 11B+ 30 0/0
0.75 49BF2+ 50 0/0
μm 31P+ 15 0/0
31P+ 30 0/0
31P+ 60 0/0
SIMS 11B 11B 49BF2 31P 31P 31P

Table 1 illustrates implant split conditions for evaluating the LDD implant PR 0.7 μm. Example FIG. 3 illustrates test SIMS results of implant split conditions according to embodiments. Example FIG. 3 illustrates PR thickness margins as SIMS results depending on changes in the implant process. In the case where several implant state conditions of the table are substituted, in the case of the LDD DUV approximately 0.7 μm PR, there were no problems as the barrier with respect to a dopant 11B+ used as the pMOS LDD, and approximately 30 KeV or less, (where, PR Top Loss approximately 250 nm or less), and there were no problems as the barrier with respect to a dopant 31P+ used as the nMOS LDD and approximately 30 KeV or less (where PR Top Loss approximately 300 nm or less).

As described above, according embodiments, as devices shift towards 90 nm processes, the PR process also switches from MUV to DUV. To follow the smaller design rules, a PR thickness suitable for 90 nm devices can be obtained through several implant conditions and SIMS analysis while switching to a DUV PR.

According to embodiments, as the size of devices shift to 90 nm, the photoresist process may also switch from MUV to DUV. In order to follow the smaller design rules, a switch to DUV may be required. A PR thickness appropriate for LDD implant conditions can be easily determined through SIMS results. Accordingly, time and cost savings may be realized in the development process.

It will be obvious and apparent to those skilled in the art that various modifications and variations can be made in the embodiments disclosed. Thus, it is intended that the disclosed embodiments cover the obvious and apparent modifications and variations, provided that they are within the scope of the appended claims and their equivalents.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US6060345 *Apr 21, 1997May 9, 2000Advanced Micro Devices, Inc.Method of making NMOS and PMOS devices with reduced masking steps
US6576405 *Jul 1, 1999Jun 10, 2003Zilog, Inc.High aspect ratio photolithographic method for high energy implantation
US6586296Apr 30, 2001Jul 1, 2003Cypress Semiconductor Corp.Method of doping wells, channels, and gates of dual gate CMOS technology with reduced number of masks
US6927002 *Dec 27, 2001Aug 9, 2005Renesas Technology Corp.Photomask, the manufacturing method, a patterning method, and a semiconductor device manufacturing method
US20040023462 *Jul 31, 2002Feb 5, 2004Rotondaro Antonio L.P.Gate dielectric and method
Classifications
U.S. Classification257/371, 257/E27.067, 438/223, 257/E21.644, 257/E21.632
International ClassificationH01L29/94
Cooperative ClassificationH01L27/0928, H01L21/823892
European ClassificationH01L27/092T, H01L21/8238W
Legal Events
DateCodeEventDescription
Mar 18, 2013FPAYFee payment
Year of fee payment: 4
Aug 29, 2007ASAssignment
Owner name: DONGBU HITEK CO., LTD., KOREA, REPUBLIC OF
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PARK, JIN-HA;REEL/FRAME:019764/0206
Effective date: 20070827