|Publication number||US7615978 B2|
|Application number||US 11/187,430|
|Publication date||Nov 10, 2009|
|Filing date||Jul 22, 2005|
|Priority date||Jul 22, 2005|
|Also published as||CN101273318A, CN101273318B, US20070018624, WO2007015889A2, WO2007015889A3|
|Publication number||11187430, 187430, US 7615978 B2, US 7615978B2, US-B2-7615978, US7615978 B2, US7615978B2|
|Original Assignee||Fairchild Semiconductor Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (8), Non-Patent Citations (1), Referenced by (5), Classifications (5), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of Invention
The present invention relates to power device controllers and more particularly to two loop power device controllers with current mode control.
2. Description of Related Art
Advanced electronic circuitry requires advanced power sources. The newer generations of power sources utilize power devices with corresponding control circuits, which are capable to drive the power devices with great precision and fast transient response. These control circuits are capable of reducing, or even eliminating traditional problems, such as the dependence of the output voltage on the operating temperature or load, the uneven dependence of the control mechanisms on the frequency, and so on.
Many power device controllers utilize one loop feedback. Typically this feedback loop operates in voltage mode control, sensing an output voltage, comparing it to a reference voltage, and using the generated error voltage to modify the operation of the power device, such as its duty cycle.
Other designs use two loop control circuits. In addition to the voltage mode control loop, these designs utilize a current mode control loop. This second loop senses the output current and uses this information to control the power device faster.
However, even in such advanced two-loop designs the control characteristics exhibit load dependences. Therefore, there is room for improvement in power device control circuits.
Briefly and generally, embodiments of the invention include a power device controller for controlling a power device generating an output voltage at an output terminal, the power device controller comprising a voltage mode control loop, configured to generate an error voltage and to control the power device, and a current mode control loop, configured to generate a current control voltage and to control the power device, the current mode control loop comprising a current feed-forward, configured to reduce a load dependence of a loop gain by reducing a load current dependence of a low frequency component of a gain of the error voltage to the output voltage with a current loop closed.
Other embodiments include a multi-phase power device controller for controlling a set of power devices, the power devices generating output voltages at output terminals, the power device controller comprising a shared voltage mode control loop, configured to generate an error voltage and to control the power devices, and a shared current mode control loop, configured to generate a current control voltage and to control the power devices, the shared current mode control loop comprising a current feed-forward, configured to reduce a load current dependence of a low frequency component of a gain of the error voltage to the output voltages.
Embodiments include a power device controller for controlling a power device generating an output voltage at an output terminal in connection to an inductor, the power device controller comprising a voltage mode control loop, coupled to the power device, a current mode control loop, coupled to the voltage mode control loop and the power device, and a current mode feed-forward, coupled to the current mode control loop, a ramp generator, and a sensed inductor current, configured to modify a slope of at least one a ramp voltage of the ramp generator and a sensed inductor current of an inductor, according to a load current.
Embodiments also include a power device controller for controlling a power device generating an output voltage at an output terminal, the power device controller comprising a current mode control loop, coupled to the power device, an adjustable ramp generator, a current sensor, configured to sense an output current, a current mode feed-forward, coupled to the current mode control loop, the adjustable ramp generator, and the current sensor, configured to modify a slope of at least one a ramp voltage of the ramp generator and a sensed current of the current sensor dependent on a load current.
For a more complete understanding of the present invention and for further features and advantages, reference is now made to the following description taken in conjunction with the accompanying drawings.
Embodiments of the present invention and their advantages are best understood by referring to
Typical ranges for io include 0 A-100 A, for Vo the range of 0.5V-30V. Other applications may use different current and voltage values.
Current mode control loop 130 includes a current sensor 133, configured to sense inductor current iL, for example, at output terminal 103 and to generate a corresponding sensor voltage Vs. Current sensor can be a small series resistor in the output path. Current sensor can also utilize inductor a direct current resistance (DCR) of inductor L1, an on-resistance of top switch 112 or bottom switch 114, a current transformer, etc. In some embodiments sensor voltage Vs is used directly as a feedback signal for modulator 157.
However, in peak current mode control, when duty cycles of power device 110 exceed about 50%, the power system may exhibit an unstable behavior, e.g. sub-harmonic oscillations. Further, power devices 110 may include an output inductor L1 at output terminal 103. Typically a large value is chosen for inductance L of output inductor L1 to increase the system efficiency, if there are no critical transient response requirements. However, in light or no load situations this large L value causes inductor current iL and thus sensor voltage Vs to assume small ramp, resulting in high noise sensitivity.
Some designs overcome both of the mentioned problems by including a ramp generator 151. Ramp generator 151 generates a ramp voltage VR, which can be combined with sensor voltage VS. The combined voltage has an enhanced slope, thus increasing the stability of current mode control loop 130. Also, the above mentioned instability at larger duty cycles is dampened by combining ramp voltage VR with sensor voltage VS.
In embodiments of the present invention current mode control loop 130 generates current control voltage VCC by modifying at least one of the slope of sensor voltage VS and ramp voltage VR. This is a rather general design principle, which can be realized in several different ways.
In some embodiments this principle is carried out by coupling current feed-forward 140 to current sensor 133 and to ramp generator 151. In such designs, current feed-forward 140 generates current control voltage VCC by modifying a slope of ramp voltage VR in relation to sensor voltage VS. The slope can be a rising slope or a falling slope, or the slope of some segment of ramp voltage VR. In other embodiments, the slope is captured by a peak-to-valley difference of ramp voltage VR. This modification reduces the load current dependence of the DC gain of error voltage Ve to the output voltage Vo with current loop closed. In formula, using the notation Ho=Vo/Ve, this means to reduce the io dependence of Ho. The low frequency component can be a DC gain or a low frequency segment of the spectrum of Ho.
In some embodiments, both sensor voltage VS and current control voltage VCC are coupled into inverted terminals of modulator 157, whereas error voltage Ve is coupled into the non-inverted terminal of modulator 157. In other embodiments, sensor voltage VS and current control voltage VCC are coupled into a signal processor, whose output is then coupled into modulator 157.
Modulator 157 controls power device 110 through the duty cycle of power device 110. Embodiments of power device 110 include designs in which power device 110 includes a power diode 111, a top switch 112, and a bottom switch 114, powered by an input voltage source 117. Power diode 111 can also be the parasitic diode of bottom switch 114. Power switches 112 and 114 turn on and off alternatively: when top switch 112 turns on, bottom switch 114 turns off and vice versa. Modulator 157 controls duty cycled by controlling the fraction of time within each switching cycle when top switch 112 is turned on and bottom switch 114 is turned off.
As indicated in
In Eq. (1) Ro is a resistance of load 162, Ri is a resistance of current sensor 133, L is the inductance of inductor L1, fs is a switching frequency of power device controller 100, external ramp parameter Mc represents an external ramp parameter and d is a duty cycle of power device controller 100. In cases, when output voltage Vo is essentially fixed, the output current iO dependence of Ho is generated by Ro depending on iO in an inverse manner:
R o =V o /i O (2)
The analysis of Eq. (1) will be helpful in understanding the iO dependence of DC gain Ho.
If in Eq. (1) numerator and denominator are divided through with Ro, then the first term in the denominator is proportional to iO and the second term, containing external ramp parameter Mc is nearly independent of iO. This explains that at large iO, Ho decays approximately inversely with iO, whereas at small iO values it goes to a finite value.
In some embodiments modulator transfer function Mc is modified through a factor Ki as follows:
where Ki is a multiplicative factor in modulator transfer function Mc, kff is a factor controlling the strength of current feed-forward 140 and Vos is an offset voltage. Visibly, in this embodiment Mc acquired a dependence on inductor current iL: Mc varies inversely with iL.
In the embodiment of
Here Vin is an input voltage 117, Se is a slope of ramp voltage VR, and Sn is the sensed rising slope of inductor current iL. The numerical values of the parameters in the above Eqs. (3), (4), and (5) are for illustrative purposes only. Some embodiments have parameters considerably in excess or below the shown values.
V CC =V R +i L ×R i (6)
In these two loop designs there are two control channels. If during a transient period output voltage Vo drops, that translates to an increased error voltage Ve. Increased error voltage Ve drives current mode control loop 130 and 140 to increase duty cycle d as described above, thus suppressing the fluctuation.
However, in such two-loop designs error voltage Ve does not return to its pre-fluctuation value, as seen from the 9th switching cycle onwards. Further, the settling time takes several switching cycles, such as 7 cycles in
A mode of operation of embodiments of the present invention is illustrated by the dashed line in
This feed-forward scheme has very high control bandwidth and it is able to make slope Se of ramp voltage VR load current dependent. This provides a corresponding and correcting duty cycle modulation without extensive action by feedback loops. The result is an essentially constant loop gain and nearly instantaneous response to changes in load current io. Finally, a function of current mode feed-forward is to achieve an essentially constant error voltage Ve over the load to alleviate slew rate constraints of voltage error amplifier 121.
Modulator 157 receives another input from current sense Fi block. Inductor current iL is coupled into current sensing and sampling gain Fi, representing the transfer function from the sensed inductor current iL into sensor voltage VS. The generated sensor voltage VS is coupled into a signal processor 158, which combines Ve and Vs e.g. by adding them and then couples the combined signal into modulator 157. In other embodiments, sensor voltage VS and error voltage Ve are individually coupled into modulator 157.
Current feed-forward 140 is represented by feed-forward transfer function Ki. Ki can be for example the transfer function given above by Eq. (3). Feed-forward transfer function Ki can assume many different forms depending on the particular embodiment. A typical feature of Ki is that it decreases the external ramp VR or VS with increasing inductor current iL.
Modulator 157 transfers the inputted combination of error voltage Ve and sensor voltage VS and the feed-forward signal into duty cycle d. This transfer is captured by modulator transfer function Fm. In the notation of Eq. (1), modulator transfer function Fm corresponds to external ramp parameter MC. Fm can be inversely related to the peak-to-valley value of ramp voltage VR+Vs.
The present embodiment also includes ramp voltage VR of ramp generator 151, implicit in the above modulator transfer function Fm.
In some embodiments feed-forward transfer function Ki modifies moderator transfer function Fm in a multiplicative manner. Ki decreasing with increasing load current io makes the modulator transfer function Fm also decrease with increasing load current io. This feature reduces the load current dependence of the DC gain of error voltage Ve to output voltage Vo.
Duty cycle signal d is coupled into filter F2, representing the open loop duty cycle-to-output voltage Vo transfer function. Filter F2 represents power device 110 and the other elements of the output circuitry, including inductor L1, output capacitors, and load 162. The output of filter F2 is output voltage Vo, completing the signal tracing cycle.
The additional filters represent the following transfer paths:
Filter F1 represents the open loop input voltage Vin-to-output voltage Vo transfer function;
Filter F3 represents the open loop input voltage Vin-to-inductor current iL transfer function;
Filter F4 represents the open loop duty cycle d-to-inductor current iL transfer function;
Filter F5 represents the open loop output current iO-to-inductor current iL transfer function; and
Filter Zp represents the open loop output impedance in relation to output voltage Vo and output current iO.
Multi-phase power device controller 200 also includes shared current mode control loop 230 to generate a current control voltage VCC to control power devices 210. Shared current mode control loop 230 includes shared current feed-forward 240, configured to reduce the load current dependence of a low frequency component of the gain of the error voltage Ve to output voltages Vo.
Modulators 257 are coupled to the shared voltage mode control loop 220 to receive error voltage Ve, and to shared current mode control loop 230 to receive current control voltage VCC.
Shared voltage mode control loop 220 includes a shared voltage error amplifier 221, configured to receive a reference voltage VRef from a reference voltage source, and output voltages Vo from the output voltage terminal. Shared voltage error amplifier 221 is configured to output error voltage Ve corresponding to a difference of the reference voltage and output voltages Vo.
Shared current mode control loop 230 includes shared ramp generator 251, configured to generate a ramp voltage, and a set of current sensors 233-1, . . . 233-n. Current sensors 233 are configured to sense the load currents at various locations, and to generate corresponding sensor voltages VS-1, . . . VS-n.
Shared current feed-forward 240 is coupled to current sensors 233 and to shared ramp generator 251. Shared current feed-forward 240 is configured to generate current control voltage VCC by modifying ramp voltage VR in relation to sensor voltage VS.
Shared current mode control loop 230 is configured to generate a load dependent ramp for power devices 210 individually.
Summing/averaging node 266 sums or averages all individual sensor voltages Vs-1, . . . Vs-n and uses this information to program VR to be load current dependent.
Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions, and alterations can be made therein without departing from the spirit and scope of the invention as defined by the appended claims. That is, the discussion included in this application is intended to serve as a basic description. It should be understood that the specific discussion may not explicitly describe all embodiments possible; many alternatives are implicit. It also may not fully explain the generic nature of the invention and may not explicitly show how each feature or element can actually be representative of a broader function or of a great variety of alternative or equivalent elements. Again, these are implicitly included in this disclosure. Where the invention is described in device-oriented terminology, each element of the device implicitly performs a function. Neither the description nor the terminology is intended to limit the scope of the claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4438466 *||Apr 2, 1982||Mar 20, 1984||Ampex Corporation||D.C. Controlled adjustable ramp signal generator and method|
|US4672518 *||Jul 30, 1986||Jun 9, 1987||American Telephone And Telegraph Co., At&T Bell Labs||Current mode control arrangement with load dependent ramp signal added to sensed current waveform|
|US6057675 *||May 6, 1999||May 2, 2000||Kabushiki Kaisha Toyoda Jidoshokki Seisakusho||DC/DC converter|
|US6414469 *||Dec 13, 2000||Jul 2, 2002||Virginia Tech Intellectual Properties, Inc.||Current sensing and current sharing|
|US6492794 *||Mar 30, 2001||Dec 10, 2002||Champion Microelectronic Corp.||Technique for limiting current through a reactive element in a voltage converter|
|US6873140 *||Jul 9, 2003||Mar 29, 2005||Stmicroelectronics S.R.L.||Digital contoller for DC-DC switching converters|
|US20010050547 *||Jan 26, 2001||Dec 13, 2001||Fujitsu Limited||DC-DC converter and semiconductor integrated circuit device for DC-DC converter|
|US20020067168 *||Dec 1, 2000||Jun 6, 2002||Philips Semiconductors, Inc.||Line impedance calibration using actual impedance determination|
|1||R. Mammano, "Switching Power Supply Technology," 1994, Penton Publishing, Inc., 3 pages.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US8686702 *||Feb 15, 2012||Apr 1, 2014||Linear Technology Corporation||Negative slope compensation for current mode switching power supply|
|US9276465 *||Sep 22, 2011||Mar 1, 2016||Ps4 Luxco S.A.R.L.||Switching regulator detecting abnormality in power supply voltage|
|US20120081093 *||Sep 22, 2011||Apr 5, 2012||Elpida Memory, Inc.||Switching regulator|
|US20130187624 *||Jul 16, 2012||Jul 25, 2013||Kabushiki Kaisha Toshiba||Semiconductor integrated circuit device and dc-dc converter|
|US20130207629 *||Feb 15, 2012||Aug 15, 2013||Linear Technology Corporation||Negative slope compensation for current mode switching power supply|
|U.S. Classification||323/282, 323/288|
|Nov 26, 2008||AS||Assignment|
Owner name: FAIRCHILD SEMICONDUCTOR CORPORATION, MAINE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GUO, YIGANG;REEL/FRAME:021897/0810
Effective date: 20050721
|May 10, 2013||FPAY||Fee payment|
Year of fee payment: 4
|Sep 19, 2016||AS||Assignment|
Owner name: DEUTSCHE BANK AG NEW YORK BRANCH, AS COLLATERAL AG
Free format text: PATENT SECURITY AGREEMENT;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:040075/0644
Effective date: 20160916
|Apr 21, 2017||FPAY||Fee payment|
Year of fee payment: 8