Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS7741671 B2
Publication typeGrant
Application numberUS 12/358,175
Publication dateJun 22, 2010
Filing dateJan 22, 2009
Priority dateDec 23, 2004
Fee statusPaid
Also published asCN1794456A, CN100463186C, US7498628, US20060138514, US20090122461
Publication number12358175, 358175, US 7741671 B2, US 7741671B2, US-B2-7741671, US7741671 B2, US7741671B2
InventorsPyeong Won Oh, Woo Jin Kim, Hoon Jung Oh, Hyo Gun Yoon, Hyo Seob Yoon, Baik II Choi
Original AssigneeHynix Semiconductor Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Capacitor for a semiconductor device and manufacturing method thereof
US 7741671 B2
Abstract
Disclosed is a capacitor for a semiconductor device, comprising: a lower electrode formed over a predetermined lower structure on a semiconductor substrate; an aluminum oxynitride film formed over the lower electrode and having a low leakage current characteristic; a yttrium oxynitride film formed over the aluminum oxynitride film and having a higher dielectric constant than the aluminum oxynitride film; and an upper electrode formed over the yttrium oxynitride film, and a manufacturing method thereof.
Images(9)
Previous page
Next page
Claims(5)
1. A capacitor for a semiconductor device, comprising:
a lower electrode formed over a predetermined lower structure on a semiconductor substrate;
an aluminum oxynitride film formed over the lower electrode and having a low leakage current characteristic;
a yttrium oxynitride film formed over the aluminum oxynitride film and having a relatively higher dielectric constant than the aluminum oxynitride film; and
an upper electrode formed over the yttrium oxynitride film.
2. The capacitor of claim 1, wherein the thickness of the aluminum oxynitride film is 50 to 150 Å.
3. The capacitor of claim 1, wherein the thickness of the yttrium oxynitride film is less than 10 Å.
4. The capacitor of claim 1, wherein the lower electrode has a dual structure of a doped silicon film and an undoped silicon film.
5. The capacitor of claim 1, wherein a titanium nitride layer as a barrier layer is included between the yttrium oxynitride film and the upper electrode.
Description
CROSS-REFERENCES TO RELATED APPLICATIONS

This application claims the benefit of Korean Patent Application No. 10-2004-111387 filed Dec. 23, 2004, the entire contents of which are hereby incorporated by reference for all purposes.

FIELD OF THE INVENTION

The present invention relates to a capacitor for a semiconductor device and a manufacturing method thereof, and more particularly, to a capacitor for a semiconductor device, which has a low leakage current characteristic and a high capacitance, and a manufacturing method thereof.

BACKGROUND OF THE INVENTION

Generally, a capacitor for a semiconductor device should have a capacitance higher than a predetermined level, and for the purpose of increasing the refresh time of a semiconductor device, especially, a DRAM or the like, continuous research and development have been carried out so as to have a lower leakage current characteristic.

Meanwhile, with the high integration of a semiconductor device, the surface area occupied by each region of the semiconductor device decreases gradually. As such, the surface area for forming a capacitor in the semiconductor device also decreases, which makes it uneasy to obtain sufficient capacitance and low leakage current characteristics.

Hereinafter, the problems of a capacitor for a semiconductor device and a manufacturing method thereof in the prior art will be described in more detail with reference to the accompanying drawings.

FIGS. 1 a to 1 g are cross sectional views of a conventional manufacturing process of a capacitor. Referring to these drawings, the prior art problems of a capacitor for a semiconductor device and a manufacturing method thereof will be described below.

Firstly, as shown in FIG. 1 a, a structure of bit line electrodes 2 and the like is formed over a predetermined lower structure 1 formed on a semiconductor substrate (not shown) in which active regions are defined by a device isolation film (not shown).

Continually, as shown in FIG. 1 b, an interlayer insulating film 3 made of an oxide film or the like is deposited on the entire surface of the top part of the above structure, and a nitride film 4 is deposited as a barrier layer on the interlayer insulating film 3.

Then, as shown in FIG. 1 c, the nitride film 4 and the interlayer insulating film 3 are etched by a photoetching process to thus form a contact hole. The contact hole exposes the surface of the lower structure 1, especially the surface of a plug (not shown) connected to a junction of the semiconductor substrate (not shown) corresponding to a storage node located between the bitline electrodes 2.

Continually, as shown in FIG. 1 d, a conductive polycrystalline silicon is deposited over the entire surface of the resultant material, so that the contact hole may be buried by the polycrystalline silicon. Then, a planarization process is performed on the resultant material until the nitride film 4 is exposed, to thus form a contact plug 5 within the contact hole.

Next, as shown in FIG. 1 e, an oxide film 6 is deposited on the entire surface of the top part of the structure, and thereafter a predetermined region of the oxide film 6 is etched through a photoetching process, to thus expose the top part of the contact plug 5 and a predetermined region of the nitride film 4 in the peripheral part thereof. The region where the oxide film 6 is to be etched is directly related with the surface area of a lower electrode of a capacitor to be formed later, and is set as wide as possible, considering the clearance distance from the capacitor of an adjacent cell.

Continually, a polysilicon film is deposited over the entire surface of the resultant material, and thereafter the portion deposited on the oxide film 6 is removed from the deposited polysilicon film by chemical mechanical planarization (CMP) or the like. Then, the remaining oxide 6 portion is selectively etched and removed, to thus form a capacitor lower electrode 7 as shown in FIG. 1 f.

Next, as shown in FIG. 1 g, a dielectric film 8 is deposited on the top part of the structure. As the dielectric film, a multilayered oxide film-nitride film-oxide film is formed (i.e., an ONO film). Then, a capacitor upper electrode 9 is formed on the resultant material, thereby completing the manufacturing of the capacitor.

However, the capacitor structure including the dielectric film 8 using a prior art single ONO film cannot satisfy both the sufficient capacitance and low leakage current characteristic.

Accordingly, a dielectric film formed of AlON (aluminum oxynitride) has been used so as to improve the leakage current characteristic. In this case, however, although the interface characteristics are excellent and thus the leakage current characteristics are good, recent needs for capacitors demanding a high capacitance cannot be met due to a low capacitance characteristic.

In this way, as the integration degree of semiconductor devices is increased, capacitors utilizing a single dielectric film cannot satisfy both the capacitance and leakage current characteristics that the capacitors should have.

BRIEF SUMMARY OF THE INVENTION

It is an object of the present invention to provide a capacitor for a semiconductor device, which has a low leakage current characteristic and a high capacitance even on a small mounting surface area, and a manufacturing method thereof.

To achieve the above object of the present invention, there is provided a capacitor for a semiconductor device, comprising a lower electrode formed over a predetermined lower structure on a semiconductor substrate; a first dielectric film formed over the lower electrode and having a low leakage current characteristic; a second dielectric film formed over the first dielectric film and having a relatively higher dielectric constant than the first dielectric film; and an upper electrode formed over the second dielectric film.

The first dielectric film is an AlON (aluminum oxynitride) film, preferably, the thickness of which is 50 to 150 Å.

The second dielectric film is a YON (yttrium oxynitride) film, preferably, the thickness of which is less than 10 Å.

Preferably, the lower electrode has a dual structure of a doped silicon film and an undoped silicon film and a TiN layer, as a barrier layer, is included between the second dielectric film and the upper electrode.

Additionally, there is provided a manufacturing method of a capacitor for a semiconductor device, comprising the steps of forming a lower electrode over a predetermined lower structure on a semiconductor substrate; forming a first dielectric film having a low leakage current characteristic over the lower electrode; forming a second dielectric film having a higher dielectric constant than the first dielectric film over the first dielectric film; and forming an upper electrode over the second dielectric film.

The first dielectric film is an AlON (aluminum oxynitride) film, preferably, the thickness of which is 50 to 150 Å.

The AlON film can be deposited by PECVD (plasma-enhanced CVD) method, wherein (CH3)3AL is used as a source material, and H2O and NH3 are used as reaction material during deposition of Al2O3.

Preferably, the temperature of a wafer is 200 to 450 C. and the pressure of a reaction furnace during deposition is 0.1 to 1.0 torr, and the use amount of H2O is 10 to 500 sccm and the use amount of NH3 is 10 to 500 sccm.

Preferably, the manufacturing method of the present invention further comprises the step of carrying out N2O plasma annealing after the formation of the AlON film in order to increase the N2 content of the AlON film.

The second dielectric film is a YON film, preferably, the thickness of which is less than 10 Å. The YON film can be formed by ALD (atomic layer deposition) method.

Preferably, in the deposition using the ALD, yttrium gas as a source gas is injected into a reactor alternately with NH3 gas and H2O gas as a reaction material and inactive gas is provided between the injection of yttrium gas and NH3/H2O gas.

Preferably, the injection time of yttrium gas, the injection time of NH3/H2O gas and the injection time of inactive gas are 0.1 to 10 seconds, respectively, the amount of NH3 is 10 to 100 sccm, the amount of H2O is 10 to 100 sccm, and the temperature of the reactor is maintained at 250 to 350 C.

Preferably, the YON film can be formed by ICE (ionized cluster beam) deposition.

Preferably, the method of the present invention further comprise the step of carrying out N2O plasma annealing after the formation of the YON film in order to increase the N2 content of the YON film.

BRIEF DESCRIPTION OF THE DRAWINGS

The above and other features and advantages of the present invention will become more apparent by describing in detail exemplary embodiments thereof with reference to the attached drawings in which:

FIGS. 1 a to 1 g are cross sectional views of a conventional manufacturing process of a capacitor; and

FIGS. 2 a to 2 h are cross sectional views for explaining a manufacturing process of a capacitor for a semiconductor according to one embodiment of the present invention.

DETAILED DESCRIPTION OF THE INVENTION

The present invention will now be described in more detail by referring to embodiments of the invention. The embodiments given are only for illustrating the present invention, and not for giving any limitation to the scope of the present invention.

FIGS. 2 a to 2 h are cross sectional views for explaining a manufacturing process of a capacitor for a semiconductor according to one embodiment of the present invention. Referring to this, the present invention will be described below.

Firstly, as shown in FIG. 2 a, a structure of bit line electrodes 102 and the like is formed over a predetermined lower structure 101 formed on a semiconductor substrate (not shown) in which active regions are formed by a device isolation film (not shown). Continually, an interlayer insulating film 103 made of an oxide film or the like is deposited on the entire surface of the resultant material, and a nitride film 104 is deposited as a barrier layer on the interlayer insulating film 103.

Then, as shown in FIG. 2 b, the nitride film 104 and the interlayer insulating film 103 are etched by a photoetching process to thus form a contact hole. The contact hole A exposes the surface of the lower structure 101, especially the surface of a plug (not shown) connected to a junction of the semiconductor substrate (not shown) corresponding to a storage node located between the bitline electrodes 102.

Continually, as shown in FIG. 2 c, a conductive polycrystalline silicon is deposited over the entire surface of the resultant material, so that the contact hole A may be buried by the polycrystalline silicon. Then, a planarization process is performed on the resultant material until the nitride film 104 is exposed, to thus form a contact plug 105 within the contact hole A.

Next, as shown in FIG. 2 d, an oxide film 106 is deposited on the entire surface of the top part of the structure, and thereafter a predetermined region of the oxide film 106 is etched through a photoetching process, to thus expose the top part of the contact plug 105 and a predetermined region of the nitride film 104 in the peripheral part thereof. The region where the oxide film 106 is to be etched is directly related with the surface area of a lower electrode of a capacitor to be formed later, and is set as wide as possible, considering the clearance distance from the capacitor of an adjacent cell. The oxide film 106 is deposited at a thickness of 5000 to 20000 Å.

Continually, a polysilicon film is deposited over the entire surface of the resultant material, and thereafter the portion deposited on the oxide film 106 is removed from the deposited polysilicon film by chemical mechanical planarization (CMP) or the like. Then, the remaining oxide 106 portion is selectively etched and removed, to thus form a capacitor lower electrode 107 as shown in FIG. 2 e. The polysilicon film used as the capacitor lower electrode 107 is formed by two deposit steps of depositing a doped silicon film at 100 to 300 Å and then deposit an undoped silicon film at 100 to 500 Å under a temperature of 500 to 560 C., especially, 530 C., and a pressure of 0.5 to 1.0 torr. When depositing the doped silicon film, 800 to 1200 sccm of SiH4 and 150 to 250 sccm of PH3 are used, while depositing the undoped silicon film, 800 to 1200 sccm of SiH4 and 0 sccm of PH3 are used.

Next, as shown in FIG. 2 f, an AlON (aluminum oxynitride) film 108 having a dense film material and causing a lower leakage current is deposited on the top part of the resultant material. Since the AlON film 108 exhibits excellent interface characteristics due to its dense film material, it serves to suppress the formation of an interfacial film between it and the lower electrode 107 to thus suppress leakage current. At this time, the AlON film 108 is deposited using PECVD (plasma-enhanced CVD). When depositing, using the PECVD method, the temperature of a wafer is 200 to 450 C., the pressure of a reaction furnace during deposition is 0.1 to 1.0 torr, and (CH3)3AL is used as source material. While depositing, when Al2O3, H2O and NH3 are used as the reaction material. The amount of H2O used is 10 to 500 sccm, and the amount of NH3 used is 10 to 500 sccm. The thickness of the AlON film 108 to be deposited is 50 to 150 Å, and the RF power during deposition is 10 to 500 watts. This film thickness is set considering the dielectric constant and leakage current prevention characteristic of the entire dielectric film. If less than this range, the leakage current prevention characteristic is degraded, while if greater than this range, the dielectric constant is degraded, thereby failing to exhibit sufficient capacitance.

Continually, an annealing process is performed on the resultant material having the AlON film 108 formed thereto. In this annealing process, a N2O plasma annealing is carried out in order to increase the N2 content of the AlON film 108. At this time, in case of rapid thermal annealing, the amount of N2O gas is 1 to 10 slm, the temperature is kept between 700 to 850 C., and the duration time is 60 to 180 seconds. As such, if the content of N2 increases, the dielectric constant also increases and the film material becomes denser.

Next, as shown in FIG. 2 g, a YON film (yttrium oxynitride) 109 having a high dielectric constant is deposited on the top part of the AlON film 108. Since the YON film 109 has a dielectric constant of approximately 25 and thus has a high capacitance, it allows the manufacture of a high-capacity capacitor. At this point, the YON film 109 is formed by ALD (atomic layer deposition), that is, the YON film is deposited within a thickness of 10 Å by injecting yttrium gas, a source gas, into a reactor alternately with NH3 gas and H2O gas, reaction material. An inert gas, such as N2, Ar, He, etc., is provided between the injection of yttrium gas and NH3/H2O gas so that no residuals of each material are left.

In the deposition using the ALD, a thin film less than 1 Å is deposited per cycle, one cycle consisting of a source gas injection, inactive gas injection, and NH3/H2O gas injection, and a YON film 109 is formed at a total thickness of 10 Å by repeating the above cycle. The injection time of each reaction material and the injection time of inactive gas are 0.1 to 10 seconds, respectively. And, the amount of NH3 as a reaction gas is 10 to 100 sccm, the amount of H2O is 10 to 100 sccm, and the temperature of the reactor is kept from 250 to 350 C. The thin film continuously deposited by repeating the above cycle is annealed at a low temperature under the temperature of 400 to 550 C. so as to be transformed into a single film.

In the formation of the YON film 109, ICE (ionized cluster beam) deposition may be employed.

As seen above, in the present invention, leakage currents of a capacitor can be decreased and capacitance can be greatly increased by forming a dielectric film of a dual layer structure by first forming an AlON film 108 on a lower electrode of the capacitor and then forming a YON film 109 thereon. In other words, since the AlON film 108 first formed on the lower electrode exhibits excellent interface characteristics due to its dense film material, it suppresses the formation of an interfacial film between it and the lower electrode 107 to thus suppress leakage current. Besides, since the YON film 109 formed on the AlON film 108 has an extremely high dielectric constant of approximately 25, it can greatly increase the capacitance of the capacitor. Therefore, the manufacturing method for a capacitor according to the present invention can sharply decrease the leakage current of the capacitor and greatly increase the capacitance thereof by using a dielectric film with a dual structure of an AlON film 108 and a YON film 109.

Furthermore, in the case that the YON film is used as a single dielectric film by being deposited on the lower electrode, this may cause an interfacial reaction between the polysilicon of the lower electrode and the YON film to produce SiO2 having a low dielectric constant, thereby degrading the YON film in terms of quality. In the present invention, an AlON film 108, whose film material is dense, is formed before forming a YON film 109, thereby suppressing the formation of an interface film between the YON film and the lower electrode and thus suppressing the quality degradation of the YON film 109.

Continually, a N2O plasma annealing is carried out on the resultant material in order to increase the N2 content of the YON film 109. At this time, in case of rapid thermal annealing, the amount of N2O gas is 1 to 10 slm, the temperature is kept between 700 to 850 C., and the duration time is 60 to 180 seconds. As such, if the content of N2 increases, the dielectric constant also increases and the film material becomes denser.

Next, in order to remove impurities in the AlON film 108 and YON film 109 and maintain the increased N2 content, furnace vacuum N2 annealing is performed. In the furnace vacuum N2 annealing, the temperature is kept between 500 to 650 C., and the duration time is 5 to 60 minutes. Alternatively, a rapid thermal processing (RTP) may be performed instead of the furnace vacuum N2 annealing.

Continually, as shown in FIG. 2 h, a TiN layer is deposited as a barrier layer 110 on the entire surface of the above structure, and polysilicon is deposited on the top thereof, thereby manufacturing a capacitor upper electrode 111.

The capacitor formed as above may be used as a cell capacitor of a DRAM, as well as a capacitor device in various fields of semiconductor devices.

As described above, according to the present invention, it is possible to obtain a capacitor having a high capacitance and a low leakage current characteristics, even if the surface area of the capacitor is decreased as the integration degree of the semiconductor device is increased, by using a bi-layered film of an AlON film characteristic of low leakage current and a YON film characteristic of high capacitance as a dielectric film of the capacitor.

Moreover, the present invention allows for the manufacture of a capacitor having a higher capacitance and lower leakage current characteristics by improving the film material of the dielectric film or the like and increasing the capacitance through an additional process of increasing the content of nitrogen in an AlON film having a low leakage current characteristic and a YON film having a high capacitance characteristic, respectively.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5390072Sep 17, 1992Feb 14, 1995Research Foundation Of State University Of New YorkThin film capacitors
US5985730Jun 11, 1998Nov 16, 1999Hyundai Electronics Industries Co., Ltd.Forming charge storage electrode on substrate, nitrifying surface, plasma treating and oxidizing, depositing tantalum oxide film, heating, forming plate electrode
US5989635Sep 12, 1997Nov 23, 1999Mitsubishi Denki Kabushiki KaishaHigh dielectric constant thin film structure, method for forming high dielectric constant thin film and apparatus for forming high dielectric constant thin film
US6008086Mar 12, 1998Dec 28, 1999Micron Technology, Inc.Method of deposting uniform dielectric film deposition on textured surfaces
US6338995Aug 4, 1999Jan 15, 2002Jusung Engineering Co., Ltd.High-permittivity dielectric capacitor for a semiconductor device and method for fabricating the same
US6395650 *Oct 23, 2000May 28, 2002International Business Machines CorporationOxidation; applying radiation; reduce concentration of impurities
US6750126Jan 8, 2003Jun 15, 2004Texas Instruments IncorporatedMethods for sputter deposition of high-k dielectric films
US6936508Sep 12, 2003Aug 30, 2005Texas Instruments IncorporatedMetal gate MOS transistors and methods for making the same
US7015534Oct 14, 2003Mar 21, 2006Texas Instruments IncorporatedEncapsulated MOS transistor gate structures and methods for making the same
US7081409 *Jun 25, 2004Jul 25, 2006Samsung Electronics Co., Ltd.Methods of producing integrated circuit devices utilizing tantalum amine derivatives
US7091119Dec 14, 2004Aug 15, 2006Texas Instruments IncorporatedEncapsulated MOS transistor gate structures and methods for making the same
US7115530Dec 3, 2003Oct 3, 2006Texas Instruments IncorporatedTop surface roughness reduction of high-k dielectric materials using plasma based processes
US7148546Sep 30, 2003Dec 12, 2006Texas Instruments IncorporatedMOS transistor gates with doped silicide and methods for making the same
US7226830Apr 29, 2005Jun 5, 2007Texas Instruments IncorporatedSemiconductor CMOS devices and methods with NMOS high-k dielectric formed prior to core PMOS dielectric formation
US7259106 *Sep 9, 2005Aug 21, 2007Versatilis LlcMethod of making a microelectronic and/or optoelectronic circuitry sheet
US7279392 *Feb 1, 2005Oct 9, 2007Samsung Electronics Co., Ltd.Thin film structure, capacitor, and methods for forming the same
US7351632Apr 29, 2005Apr 1, 2008Texas Instruments IncorporatedSemiconductor CMOS devices and methods with NMOS high-k dielectric formed prior to core PMOS silicon oxynitride dielectric formation using direct nitridation of silicon
US7407850Mar 29, 2005Aug 5, 2008Texas Instruments IncorporatedN+ poly on high-k dielectric for semiconductor devices
US7410910 *Aug 31, 2005Aug 12, 2008Micron Technology, Inc.Lanthanum aluminum oxynitride dielectric films
US7425493 *Feb 17, 2005Sep 16, 2008Samsung Electronics Co., Ltd.Methods of forming dielectric structures and capacitors
US7432139 *Jun 29, 2005Oct 7, 2008Amberwave Systems Corp.Methods for forming dielectrics and metal electrodes
US7482242 *Sep 20, 2006Jan 27, 2009Samsung Electronics Co., Ltd.Capacitor, method of forming the same, semiconductor device having the capacitor and method of manufacturing the same
US7498628 *Aug 25, 2005Mar 3, 2009Hynix Semiconductor Inc.Capacitor for a semiconductor device and manufacturing method thereof
US7518199 *Dec 28, 2005Apr 14, 2009Kabushiki Kaisha ToshibaInsulating film containing an additive element and semiconductor device
US20020090777Jan 5, 2001Jul 11, 2002Leonard ForbesMethods of forming capacitor structures, and capacitor structures
US20050059198Sep 12, 2003Mar 17, 2005Mark VisokayMetal gate MOS transistors and methods for making the same
US20050070062Sep 30, 2003Mar 31, 2005Mark VisokayMOS transistor gates with doped silicide and methods for making the same
US20050079696Oct 14, 2003Apr 14, 2005Luigi ColomboEncapsulated MOS transistor gate structures and methods for making the same
US20050106797Dec 14, 2004May 19, 2005Luigi ColomboEncapsulated MOS transistor gate structures and methods for making the same
US20050124109Dec 3, 2003Jun 9, 2005Texas Instruments IncorporatedTop surface roughness reduction of high-k dielectric materials using plasma based processes
US20050170566 *Feb 1, 2005Aug 4, 2005Seung-Hwan LeeThin film structure, capacitor, and methods for forming the same
US20050170601 *Feb 17, 2005Aug 4, 2005Kyoung-Ryul YoonMethods of forming dielectric structures and capacitors
US20060121744Jan 5, 2006Jun 8, 2006Quevedo-Lopez Manuel ATop surface roughness reduction of high-k dielectric materials using plasma based processes
US20060138514 *Aug 25, 2005Jun 29, 2006Hynix Semiconductor Inc.Capacitor for a semiconductor device and manufacturing method thereof
US20060157754 *Jan 18, 2006Jul 20, 2006Sang-Hun JeonSemiconductor device including high-K insulating layer and method of manufacturing the same
US20060163676 *Dec 28, 2005Jul 27, 2006Kabushiki Kaisha ToshibaInsulating film and semiconductor device
US20060166476 *Jan 25, 2006Jul 27, 2006Jong-Cheol LeeMethod of forming a dielectric structure having a high dielectric constant and method of manufacturing a semiconductor device having the dielectric structure
US20060223248Mar 29, 2005Oct 5, 2006Texas Instruments IncorporatedN+ poly on high-k dielectric for semiconductor devices
US20060240679 *Apr 14, 2006Oct 26, 2006Seung-Hwan LeeMethod of manufacturing semiconductor device having reaction barrier layer
US20070004224 *Jun 29, 2005Jan 4, 2007Amberwave Systems CorporationMethods for forming dielectrics and metal electrodes
US20080057224 *Apr 25, 2007Mar 6, 2008Youn-Joung ChoMethod of forming a thin film and methods of manufacturing a gate structure and a capacitor using same
US20080292783 *Apr 14, 2008Nov 27, 2008Samsung Electronics Co., Ltd.Method of manufacturing a thin layer and methods of manufacturing gate structures and capacitors using the same
US20090117750 *Oct 30, 2008May 7, 2009Interuniversitair Microelektronica Centrum (Imec)Methods of Forming a Semiconductor Device
US20090122461 *Jan 22, 2009May 14, 2009Hynix Semiconductor Inc.Capacitor for a semiconductor device and manufacturing method thereof
US20090291568 *Apr 3, 2009Nov 26, 2009Samsung Electronics Co., Ltd.Semiconductor devices and method of forming the same
JP2006179860A * Title not available
KR20030056898A Title not available
KR20030083441A Title not available
KR20030083442A Title not available
KR20040020241A Title not available
KR20040020243A Title not available
KR20040093976A Title not available
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US20140091909 *Oct 1, 2012Apr 3, 2014Patrick SmithSurveillance Devices with Multiple Capacitors
Classifications
U.S. Classification257/306, 257/296, 257/310
International ClassificationH01L21/00
Cooperative ClassificationH01L21/31604, H01L27/10817, H01L27/10852, H01L28/91, H01L21/31616, H01L28/56
European ClassificationH01L27/108M4B2, H01L28/56, H01L28/91
Legal Events
DateCodeEventDescription
Nov 15, 2013FPAYFee payment
Year of fee payment: 4