Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS7772647 B2
Publication typeGrant
Application numberUS 12/136,213
Publication dateAug 10, 2010
Filing dateJun 10, 2008
Priority dateJun 10, 2008
Fee statusLapsed
Also published asUS20090302366
Publication number12136213, 136213, US 7772647 B2, US 7772647B2, US-B2-7772647, US7772647 B2, US7772647B2
InventorsBrent A. Anderson, Edward J. Nowak
Original AssigneeInternational Business Machines Corporation
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Structure and design structure having isolated back gates for fully depleted SOI devices
US 7772647 B2
Abstract
Methods, structure and design structure having isolated back gates for fully depleted semiconductor-on-insulator (FDSOI) devices are presented. In one embodiment, a method may include providing a FDSOI substrate having a SOI layer over a buried insulator over a first polarity-type substrate, the first polarity-type substrate including a second polarity-type well therein of opposite polarity than the first polarity; forming a trench structure in the FDSOI substrate; forming an active region to each side of the trench structure in the SOI layer; and forming a PFET on the active region on one side of the trench structure and an NFET on the active region on the other side of the trench structure.
Images(9)
Previous page
Next page
Claims(20)
1. A structure comprising:
a first fully depleted semiconductor-on-insulator (FDSOI) device and a second FDSOI device; and
a first well below the first FDSOI device and a second well below the second FDSOI device,
wherein the first well and the second well are isolated by a memory storage element trench structure.
2. The structure of claim 1, wherein the first well and the second well constitute back gates for the first FDSOI device and the second FDSOI device, respectively.
3. The structure of claim 2, wherein the trench structure comprises a trench lined with a dielectric material, the trench further filled with a conductor adjacent to the dielectric material.
4. The structure of claim 1, wherein the first FDSOI device and the second FDSOI device are of the same polarity.
5. The structure of claim 1, wherein the first FDSOI device and the second FDSOI device are of opposite polarities.
6. The structure of claim 1, wherein the first FDSOI device includes an n-type field effect transistor (NFET) and the second FDSOI device includes a p-type FET.
7. The structure of claim 1, wherein the memory storage element trench structure constitutes a dynamic random access memory (DRAM) cell.
8. The structure of claim 1, wherein the memory storage element trench structure has a low aspect ratio rectangular shape.
9. The structure of claim 8, wherein the low aspect ratio is no greater than about 2:1.
10. A design structure embodied in a machine readable medium for designing, manufacturing, or testing an integrated circuit, the design structure comprising:
a first fully depleted semiconductor-on-insulator (FDSOI) device and a second FDSOI device; and
a first well below the first FDSOI device and a second well below the second FDSOI device,
wherein the first well and the second well are isolated by a memory storage element trench structure.
11. The design structure of claim 10, wherein the design structure comprises a netlist.
12. The design structure of claim 10, wherein the design structure resides on storage medium as a data format used for the exchange of layout data of integrated circuits.
13. The design structure of claim 10, wherein the design structure includes at least one of test data, characterization data, verification data, or design specifications.
14. The design structure of claim 10, wherein the first well and the second well are back gates for the first FDSOI device and the second FDSOI device, respectively.
15. The design structure of claim 14, wherein the trench structure comprises a trench lined with a dielectric material, the trench further filled with a conductor adjacent to the dielectric material.
16. The design structure of claim 10, wherein the first FDSOI device and the second FDSOI device are of the same polarity.
17. The design structure of claim 10, wherein the first FDSOI device and the second FDSOI device are of opposite polarities.
18. The design structure of claim 10, wherein the first FDSOI device includes an n-type field effect transistor (NFET) and the second FDSOI device includes a p-type FET.
19. The design structure of claim 10, wherein the memory storage element trench structure constitutes a dynamic random access memory (DRAM) cell.
20. The design structure of claim 10, wherein the memory storage element trench structure has a low aspect ratio rectangular shape.
Description

This application is related to U.S. Ser. No. 12/136,206, filed Jun. 10, 2008, currently pending.

BACKGROUND

1. Technical Field

The disclosure relates generally to integrated circuit (IC) chip fabrication, and more particularly, to isolating back gates for fully depleted semiconductor-on-insulator devices.

2. Background Art

Doped well regions in the substrate silicon of a semiconductor-on-insulator (SOI) wafer can be used as back gates for fully depleted (FDSOI) transistors. In typical CMOS circuitry, the close proximity of PFETs to NFETs make it very difficult to independently gate both types of FETs since the wells will either merge and short circuit, or a common gate (p-type) with a separate n-well gate must be used. In the first instance, a large density penalty must be paid, in the second, all (of one type) gates must be globally connected, prohibiting many circuit applications.

SUMMARY

Methods, structure and design structure having isolated back gates for fully depleted semiconductor-on-insulator (FDSOI) devices are presented. In one embodiment, a method may include providing a FDSOI substrate having a SOI layer over a buried insulator over a first polarity-type substrate, the first polarity-type substrate including a second polarity-type well therein of opposite polarity than the first polarity; forming a trench structure in the FDSOI substrate; forming an active region to each side of the trench structure in the SOI layer; and forming a PFET on the active region on one side of the trench structure and an NFET on the active region on the other side of the trench structure. A structure may include a FDSOI device and a second FDSOI device; and a first well below the first FDSOI device and a second well below the second FDSOI device, wherein the first well and the second well are isolated by a memory storage element trench structure.

A first aspect of the disclosure provides a method comprising: providing a fully depleted semiconductor-on-insulator (FDSOI) substrate having a semiconductor-on-insulator (SOI) layer over a buried insulator over a first polarity-type substrate, the first polarity-type substrate including a second polarity-type well therein of opposite polarity than the first polarity; forming a trench structure in the FDSOI substrate; forming an active region to each side of the trench structure in the SOI layer; and forming a p-type field effect transistor (PFET) on the active region on one side of the trench structure and an n-type field effect transistor (NFET) on the active region on the other side of the trench structure.

A second aspect of the disclosure provides a method comprising: providing a fully depleted semiconductor-on-insulator (FDSOI) substrate having a semiconductor-on-insulator (SOI) layer over a buried insulator over a p-type substrate, the p-type substrate including an n-well therein; forming a memory storage element trench structure in the FDSOI substrate; forming an active region to each side of the memory storage element trench structure in the SOI layer; and forming a p-type field effect transistor (PFET) on the active region on one side of the memory storage element trench structure and an n-type field effect transistor (NFET) on the active region on the other side of the memory storage element trench structure, wherein the memory storage element trench structure separates the n-well into a first well and a second well that constitute back gates for the PFET and the NFET.

A third aspect is directed to a structure comprising: a first fully depleted semiconductor-on-insulator (FDSOI) device and a second FDSOI device; and a first well below the first FDSOI device and a second well below the second FDSOI device, wherein the first well and the second well are isolated by a memory storage element trench structure.

A fourth aspect is directed to a design structure embodied in a machine readable medium for designing, manufacturing, or testing an integrated circuit, the design structure comprising: a first fully depleted semiconductor-on-insulator (FDSOI) device and a second FDSOI device; and a first well below the first FDSOI device and a second well below the second FDSOI device, wherein the first well and the second well are isolated by a memory storage element trench structure.

The illustrative aspects of the present disclosure are designed to solve the problems herein described and/or other problems not discussed.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other features of this disclosure will be more readily understood from the following detailed description of the various aspects of the disclosure taken in conjunction with the accompanying drawings that depict various embodiments of the disclosure, in which:

FIGS. 1-7 show embodiments of a method according to the disclosure, with FIGS. 6 and 7 showing a structure according to the disclosure.

FIG. 8 shows a flow diagram of a design process used in semiconductor design, manufacture, and/or test.

It is noted that the drawings of the disclosure are not to scale. The drawings are intended to depict only typical aspects of the disclosure, and therefore should not be considered as limiting the scope of the disclosure. In the drawings, like numbering represents like elements between the drawings.

DETAILED DESCRIPTION

Referring to the drawings, FIG. 1 shows an initial structure 100 that is provided in preparation for methods according to the disclosure. Structure 100 includes a fully depleted semiconductor-on-insulator (FDSOI) substrate 102 having a semiconductor-on-insulator (SOI) layer 104 over a buried insulator 106, e.g., silicon dioxide (SiO2), over a first polarity-type substrate 108. For purposes of description, the first polarity-type is p-type. P-type substrate 108 may include a well 110 therein having a second polarity-type opposite the first polarity, i.e., in this case n-type. It is understood, however, that while a p-type substrate with an n-well therein is described, the polarity types may be reversed throughout this disclosure (e.g., an n-type substrate with a p-well therein may equally be employed to affect the disclosure). Well 100 may be formed, for example, via ion implantation using a well mask 112. SOI layer 104 and p-type substrate 108 may include but are not limited to silicon, germanium, silicon germanium, silicon carbide, and those consisting essentially of one or more III-V compound semiconductors having a composition defined by the formula AlX1GaX2InX3AsY1PY2NY3SbY4, where X1, X2, X3, Y1, Y2, Y3, and Y4 represent relative proportions, each greater than or equal to zero and X1+X2+X3+Y1+Y2+Y3+Y4=1 (1 being the total relative mole quantity). Other suitable substrates include II-VI compound semiconductors having a composition ZnA1CdA2SeB1TeB2, where A1, A2, B1, and B2 are relative proportions each greater than or equal to zero and A1+A2+B1+B2=1 (1 being a total mole quantity). Furthermore, a portion or entire semiconductor substrate 108 and SOI layer 104 may be strained. FIGS. 2-3 show forming a trench structure 120 (FIG. 3) in FDSOI substrate 102. Trench structure 120 may be formed using any now known or later developed technique. In one embodiment, a pad layer 122 is formed including various layers of, for example, silicon nitride (Si3N4) and silicon dioxide (SiO2). Pad layer 122 is then patterned and etched, and then SOI substrate 102 is etched to form a trench 124. Trench 124 extends beyond a lower surface of n-well 110. In one embodiment, trench structure 120 constitutes a memory storage element, e.g., a dynamic random access memory (DRAM) cell or trench capacitor. It is understood that trench structure 120 is not the same as typical isolation trench, e.g., filled with silicon oxide, used for isolation between wells, which does not constitute a memory storage element. Those with skill in the art will recognize that isolation trenches are located elsewhere and have been omitted from the drawings for clarity. In addition, typical isolation trenches have a long, narrow extent, which the present trench structure 120 does not include. In this case, trench structure 120 may have a low aspect ratio rectangular shape (horizontally), which, in one embodiment, is no greater than about 2:1 (length-to-width). Trench structure 120 may include trench 124 lined with a dielectric material 126 and further filled with a conductor 128 adjacent to the dielectric material. Dielectric material 126 may include any now known or later developed insulator appropriate for forming a trench capacitor, e.g., silicon oxide, silicon nitride, silicon oxynitride, high-k material having a relative permittivity above about 10, or any combination of these materials. Examples of high-k material include but are not limited to metal oxides such as Ta2O5, BaTiO3, HfO2, ZrO2, Al2O3, or metal silicates such as HfSixOy or HfSixOyNz, where x, y, and z represent relative proportions, each greater than or equal to zero and x+y+z=1 (1 being the total relative mole quantity). Conductor 128 may include, for example, amorphous silicon, polycrystalline silicon (hereinafter “polysilicon”), germanium, silicon germanium, a metal (e.g., tungsten, titanium, tantalum, ruthenium, cobalt, copper, aluminum), a conducting metallic compound material (e.g., tungsten silicide, tungsten nitride, titanium nitride, tantalum nitride, ruthenium oxide, cobalt silicide, nickel silicide), or any suitable combination of these materials. Conductor 128 may further include dopants. In one embodiment, conductor 128 includes doped polysilicon. Methods for forming dielectric material 126 and conductor 128 include but are not limited to thermal oxidation, chemical oxidation, thermal nitridation, atomic layer deposition (ALD), low-pressure chemical vapor deposition (LPCVD), plasma enhanced chemical vapor deposition (PECVD), high density plasma chemical vapor deposition (HDPCVD), sub-atmospheric chemical vapor deposition (SACVD), rapid thermal chemical vapor deposition (RTCVD), limited reaction processing CVD (LRPCVD), ultrahigh vacuum chemical vapor deposition (UHVCVD), metalorganic chemical vapor deposition (MOCVD), molecular beam epitaxy (MBE), physical vapor deposition, sputtering, plating, evaporation, ion beam deposition, electron beam deposition and/or laser assisted deposition.

After conductor 128 formation, chemical mechanical polishing (CMP) to pad layer 122 may be completed. Subsequently, conductor 128 may be recessed, e.g., via a reactive ion etch (RIE), and the opening may be back filled with dielectric material 127, as shown in FIG. 3.

FIG. 3 also shows forming an active region 130 to each side of trench structure 120 in SOI layer 104. This process may include depositing, patterning and etching a mask 132, and etching SOI layer 104. As shown in FIG. 3, active regions 130 abut trench structure 120. However, as shown in FIG. 4, active regions 130 may be formed at a distance from trench structure 120 by forming mask 132 in two parts distanced from trench structure 120. Although not shown, as noted above, typical trench isolations (e.g., filled with silicon dioxide) may also be formed with trench structure 120. FIG. 5 shows the FIG. 3 embodiment after removal of any remaining portion of mask 132 (FIG. 3).

FIGS. 6-7 show forming a p-type field effect transistor (PFET) 140 (i.e., an FDSOI device) on active region 130 on one side of trench structure 120 and an n-type field effect transistor (NFET) 142 (i.e., an FDSOI device) on active region 130 on the other side of trench structure 120. The position of NFET 142 and PFET 140 may be switched, and furthermore the active regions of one or both FETs can be directly adjacent to the trench structure 120. PFET 140 and NFET 142 may be formed using any now known or later developed techniques. The resulting structure 200 includes a first FDSOI device 140 or 142 and a second FDSOI device 140 or 142 and a first well 144 below first FDSOI device 140 and a second well 146 below second FDSOI device 142, where first well 144 and second well 146 are isolated by a memory storage element trench structure 120. As such, trench structure 120 separates n-well 110 into a first well 144 and a second well 146 that constitute back gates for FDSOI device 140 and FDSOI device 142, respectively. First FDSOI device 140 and second FDSOI device 142 may be of the same or opposite polarities. As shown in FIG. 7, trench structure 120 allows FDSOI devices 140 and 142 to be formed isolated from one another without a density penalty and without the risk of out-diffusions of the n-well causing shorts.

FIG. 8 shows a block diagram of an exemplary design flow 900 used for example, in semiconductor design, manufacturing, and/or test. Design flow 900 may vary depending on the type of IC being designed. For example, a design flow 900 for building an application specific IC (ASIC) may differ from a design flow 900 for designing a standard component. Design structure 920 is preferably an input to a design process 910 and may come from an IP provider, a core developer, or other design company or may be generated by the operator of the design flow, or from other sources. Design structure 920 comprises an embodiment of the invention as shown in FIGS. 7 and 8 in the form of schematics or HDL, a hardware-description language (e.g., Verilog, VHDL, C, etc.). Design structure 920 may be contained on one or more machine readable medium. For example, design structure 920 may be a text file or a graphical representation of an embodiment of the invention as shown in FIGS. 7 and 8. Design process 910 preferably synthesizes (or translates) an embodiment of the invention as shown in FIGS. 7 and 8 into a netlist 980, where netlist 980 is, for example, a list of wires, transistors, logic gates, control circuits, I/O, models, etc. that describes the connections to other elements and circuits in an integrated circuit design and recorded on at least one of machine readable medium. For example, the medium may be a CD, a compact flash, other flash memory, a packet of data to be sent via the Internet, or other networking suitable means. The synthesis may be an iterative process in which netlist 980 is re-synthesized one or more times depending on design specifications and parameters for the circuit.

Design process 910 may include using a variety of inputs; for example, inputs from library elements 930 which may house a set of commonly used elements, circuits, and devices, including models, layouts, and symbolic representations, for a given manufacturing technology (e.g., different technology nodes, 32 nm, 45 nm, 90 nm, etc.), design specifications 940, characterization data 950, verification data 960, design rules 970, and test data files 985 (which may include test patterns and other testing information). Design process 910 may further include, for example, standard circuit design processes such as timing analysis, verification, design rule checking, place and route operations, etc. One of ordinary skill in the art of integrated circuit design can appreciate the extent of possible electronic design automation tools and applications used in design process 910 without deviating from the scope and spirit of the invention. The design structure of the invention is not limited to any specific design flow.

Design process 910 preferably translates an embodiment of the invention as shown in FIGS. 7 and 8, along with any additional integrated circuit design or data (if applicable), into a second design structure 990. Design structure 990 resides on a storage medium in a data format used for the exchange of layout data of integrated circuits and/or symbolic data format (e.g. information stored in a GDSII (GDS2), GL1, OASIS, map files, or any other suitable format for storing such design structures). Design structure 990 may comprise information such as, for example, symbolic data, map files, test data files, design content files, manufacturing data, layout parameters, wires, levels of metal, vias, shapes, data for routing through the manufacturing line, and any other data required by a semiconductor manufacturer to produce an embodiment of the invention as shown in FIGS. 7 and 8. Design structure 990 may then proceed to a stage 995 where, for example, design structure 990: proceeds to tape-out, is released to manufacturing, is released to a mask house, is sent to another design house, is sent back to the customer, etc.

The methods and structures as described above is used in the fabrication of integrated circuit chips. The resulting integrated circuit chips can be distributed by the fabricator in raw wafer form (that is, as a single wafer that has multiple unpackaged chips), as a bare die, or in a packaged form. In the latter case the chip is mounted in a single chip package (such as a plastic carrier, with leads that are affixed to a motherboard or other higher level carrier) or in a multichip package (such as a ceramic carrier that has either or both surface interconnections or buried interconnections). In any case the chip is then integrated with other chips, discrete circuit elements, and/or other signal processing devices as part of either (a) an intermediate product, such as a motherboard, or (b) an end product. The end product can be any product that includes integrated circuit chips, ranging from toys and other low-end applications to advanced computer products having a display, a keyboard or other input device, and a central processor.

The foregoing drawings show some of the processing associated according to several embodiments of this disclosure. In this regard, each drawing or block within a flow diagram of the drawings represents a process associated with embodiments of the method described. It should also be noted that in some alternative implementations, the acts noted in the drawings or blocks may occur out of the order noted in the figure or, for example, may in fact be executed substantially concurrently or in the reverse order, depending upon the act involved. Also, one of ordinary skill in the art will recognize that additional blocks that describe the processing may be added.

The terminology used herein is for the purpose of describing particular embodiments only and is not intended to be limiting of the disclosure. As used herein, the singular forms “a”, “an” and “the” are intended to include the plural forms as well, unless the context clearly indicates otherwise. It will be further understood that the terms “comprises” and/or “comprising,” when used in this specification, specify the presence of stated features, integers, steps, operations, elements, and/or components, but do not preclude the presence or addition of one or more other features, integers, steps, operations, elements, components, and/or groups thereof.

The corresponding structures, materials, acts, and equivalents of all means or step plus function elements in the claims below are intended to include any structure, material, or act for performing the function in combination with other claimed elements as specifically claimed. The description of the present disclosure has been presented for purposes of illustration and description, but is not intended to be exhaustive or limited to the disclosure in the form disclosed. Many modifications and variations will be apparent to those of ordinary skill in the art without departing from the scope and spirit of the disclosure. The embodiment was chosen and described in order to best explain the principles of the disclosure and the practical application, and to enable others of ordinary skill in the art to understand the disclosure for various embodiments with various modifications as are suited to the particular use contemplated.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US5942781Jun 8, 1998Aug 24, 1999Sun Microsystems, Inc.Tunable threshold SOI device using back gate well
US6072217Jun 11, 1998Jun 6, 2000Sun Microsystems, Inc.Tunable threshold SOI device using isolated well structure for back gate
US6100567Jun 11, 1998Aug 8, 2000Sun Microsystems, Inc.Tunable threshold SOI device using back gate and intrinsic channel region
US6434041Jul 27, 2001Aug 13, 2002Micron Technology, Inc.Circuits and methods for a memory cell with a trench plate trench capacitor and a vertical bipolar read device
US20020060338Nov 6, 2001May 23, 2002Zhibo ZhangMethods of fabricating vertical field effect transistors by conformal channel layer deposition on sidewalls and vertical field effect transistors fabricated thereby
US20030123273Jan 15, 2003Jul 3, 2003Toshimasa NamekawaSemiconductor device realized by using partial SOI technology
US20040108552 *Sep 3, 2003Jun 10, 2004Atsushi AzumaSemiconductor device with SOI region and bulk region and method of manufacture thereof
US20070138533Dec 19, 2005Jun 21, 2007International Business Machines CorporationSubstrate solution for back gate controlled SRAM with coexisting logic devices
US20080258221Jun 23, 2008Oct 23, 2008International Business Machines CorporationSubstrate solution for back gate controlled sram with coexisting logic devices
US20090108314Oct 30, 2007Apr 30, 2009International Business Machines CorporationEmbedded DRAM Integrated Circuits With Extremely Thin Silicon-On-Insulator Pass Transistors
Non-Patent Citations
Reference
1U.S. Appl. No. 12/136,206, filed Jun. 10, 2008, Notice of Allowance dated Aug. 13, 2009.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US8324074 *Sep 11, 2009Dec 4, 2012International Business Machines CorporationStructure and method to minimize regrowth and work function shift in high-k gate stacks
US8354678 *Jul 11, 2011Jan 15, 2013International Business Machines CorporationStructure and method for forming a light detecting diode and a light emitting diode on a silicon-on-insulator wafer backside
US8513106Dec 9, 2010Aug 20, 2013International Business Machines CorporationPseudo butted junction structure for back plane connection
US20110062546 *Sep 11, 2009Mar 17, 2011Ibm CorporationStructure and method to minimize regrowth and work function shift in high-k gate stacks
Classifications
U.S. Classification257/348, 257/E21.63, 257/E21.631, 257/301, 257/347
International ClassificationH01L27/108
Cooperative ClassificationH01L27/1203, H01L21/84, H01L29/78648
European ClassificationH01L29/786D2, H01L29/786D, H01L27/12B, H01L21/84
Legal Events
DateCodeEventDescription
Aug 10, 2014LAPSLapse for failure to pay maintenance fees
Mar 21, 2014REMIMaintenance fee reminder mailed
Jun 10, 2008ASAssignment
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:ANDERSON, BRENT A.;NOWAK, EDWARD J.;REEL/FRAME:021071/0831
Effective date: 20080609