Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS7785950 B2
Publication typeGrant
Application numberUS 11/164,114
Publication dateAug 31, 2010
Filing dateNov 10, 2005
Priority dateNov 10, 2005
Also published asCN1971882A, CN100570860C, US20070105299
Publication number11164114, 164114, US 7785950 B2, US 7785950B2, US-B2-7785950, US7785950 B2, US7785950B2
InventorsSunfei Fang, Jun Jung Kim, Zhijiong Luo, Hung Y. Ng, Nivo Rovedo, Young Way Teh
Original AssigneeInternational Business Machines Corporation, Samsung Electronics Co., Ltd, Chartered Semiconductor Manufacturing Ltd
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Dual stress memory technique method and related structure
US 7785950 B2
Abstract
A method for providing a dual stress memory technique in a semiconductor device including an nFET and a PFET and a related structure are disclosed. One embodiment of the method includes forming a tensile stress layer over the nFET and a compressive stress layer over the pFET, annealing to memorize stress in the semiconductor device and removing the stress layers. The compressive stress layer may include a high stress silicon nitride deposited using a high density plasma (HDP) deposition method. The annealing step may include using a temperature of approximately 400-1200° C. The high stress compressive silicon nitride and/or the anneal temperatures ensure that the compressive stress memorization is retained in the pFET.
Images(8)
Previous page
Next page
Claims(13)
1. A method of providing a dual stress memory technique in a semiconductor device including an nFET and a pFET, the method comprising:
forming a first stress layer over the nFET and the pFET, wherein the first stress layer is an intrinsically compressive stressed layer
forming an etch stop layer over the first stress layer;
removing the first stress layer and the etch stop layer over the nFET
forming a second stress layer over a remaining portion of the first stress layer and the nFET, wherein the second stress layer is a tensilely stressed silicon nitride layer;
annealing to memorize stress in the nFET and the pFET, wherein the remaining portion of the first stress layer remains over the pFET during the annealing, and the second stress layer remains over both the nFET and the pFET during the annealing; and;
removing the first and second stress layers and the etch stop layer in their entirety, wherein the memorized stress is retained in the nFET and the pFET after the annealing and the removing of the first and second stress layers.
2. The method of claim 1, wherein the compressive stress silicon nitride includes a high density plasma (HDP) silicon nitride.
3. The method of claim 1, further comprising the step of depositing an additional etch stop layer prior to the first stress layer forming step.
4. The method of claim 1, wherein the compressive stress silicon nitride has a magnitude of stress of no less than 100 MPa after the annealing.
5. The method of claim 1, wherein the annealing step includes using a temperature of no less than approximately 400° C. and no greater than approximately 1200° C.
6. The method of claim 1, wherein each stress layer includes silicon nitride.
7. The method of claim 1, wherein the etch stop layer includes silicon dioxide.
8. A method of providing a dual stress memory technique for a semiconductor device including an nFET and a pFET, the method comprising:
forming a tensile stress layer over only the nFET and forming a compressive stress layer over the pFET and the tensile stress layer overlying the nFET, wherein the compressive stress layer includes silicon nitride;
annealing to memorize stress in the nFET and the pFET, wherein the tensile stress layer remains over only the nFET and the compressive stress layer remains over the pFET and the tensile stress layer overlying the nFET during the annealing; and
removing the compressive and tensile stress layers in their entirety, wherein the memorized stress is retained in the nFET and the pFET after the annealing and the removing of the compressive and tensile stress layers.
9. The method of claim 8, wherein the compressive stress layer forming step includes performing a high density plasma (HDP) deposition of the silicon nitride using the following conditions: approximately 50 mTorr of pressure, approximately 200 standard cubic centimeters (sccm) argon (Ar), approximately 100 sccm of silane (SiH4), approximately 300 sccm of nitrogen (N2), approximately 0-1500 W of radio frequency (RF) bias power and approximately 2000 W-4500 W of RF source power.
10. The method of claim 8, wherein the annealing step includes using a temperature of no less than approximately 400° C. and no greater than approximately 1200 ° C.
11. The method of claim 8, wherein the tensile stress layer includes silicon nitride.
12. The method of claim 8, wherein the forming step includes:
forming the tensile stress layer over the nFET and the pFET;
forming an etch stop layer over the tensile stress layer;
removing the tensile stress layer and the etch stop layer over the pFET; and
forming the compressive stress layer over a remaining portion of the tensile stress layer and the pFET.
13. The method of claim 12, wherein the etch stop layer includes silicon dioxide.
Description
BACKGROUND OF THE INVENTION

1. Technical Field

The invention relates generally to stress memory techniques, and more particularly, to a method of providing a dual stress memory technique and related structure.

2. Background Art

The application of stresses to field effect transistors (FETs) is known to improve their performance. When applied in a longitudinal direction (i.e., in the direction of current flow), tensile stress is known to enhance electron mobility (or n-channel FET (nFET) drive currents) while compressive stress is known to enhance hole mobility (or p-channel FET (pFET) drive currents).

One manner of providing this stress is referred to as stress memorization technique (SMT), which includes applying an intrinsically stressed material (e.g., silicon nitride) over a channel region and annealing to have the stress memorized in, for example, the gate polysilicon or the diffusion regions. The stressed material is then removed. The stress, however, remains and improves electron or hole mobility, which improves overall performance. The anneal is typically provided as part of a dopant activation anneal.

One problem with SMT is that it is applicable only to n-type field effect transistors (nFETs). In particular, while a compressively stressed silicon nitride layer can be formed over a pFET to impart a compressive stress, the stress is removed for the most part by the subsequent and requisite dopant activation anneal. That is, most of the compressive stress is not memorized in the pFET.

In view of the foregoing, there is a need in the art to provide SMT for both nFETs and pFETs.

SUMMARY OF THE INVENTION

A method for providing a dual stress memory technique in a semiconductor device including an nFET and a pFET and a related structure are disclosed. One embodiment of the method includes forming a tensile stress layer over the nFET and a compressive stress layer over the pFET, annealing to memorize stress in the semiconductor device and removing the stress layers. The compressive stress layer may include a high stress silicon nitride deposited using a high density plasma (HDP) deposition method. The annealing step may include using a temperature of approximately 400-1200° C. The high stress compressive silicon nitride and/or the anneal temperatures ensure that the compressive stress memorization is retained in the pFET.

A first aspect of the invention provides a method of providing a dual stress memory technique in a semiconductor device including an nFET and a pFET, the method comprising the steps of: forming a first stress layer over the semiconductor device; forming an etch stop layer over the first stress layer; removing the first stress layer and the etch stop layer over a first one of the nFET and the pFET; forming a second stress layer over the semiconductor device, wherein a stress layer over the pFET includes a compressive stress silicon nitride; annealing to memorize stress in the semiconductor device; and removing the first and second stress layer and the etch stop layer.

A second aspect of the invention provides a method of providing a dual stress memory technique for a semiconductor device including an nFET and a pFET, the method comprising the steps of: forming a tensile stress layer over the nFET and a compressive stress layer over the pFET, wherein the compressive stress layer include a high stress film that retains at least partial compressive stress during a subsequent anneal; annealing to memorize stress in the semiconductor device; and removing the compressive and tensile stress layers.

A third aspect of the invention provides a semiconductor device comprising: an nFET having a tensile stress memorized into a part thereof; and a pFET having a compressive stress memorized into a part thereof.

The illustrative aspects of the present invention are designed to solve the problems herein described and other problems not discussed, which are discoverable by a skilled artisan.

BRIEF DESCRIPTION OF THE DRAWINGS

These and other features of this invention will be more readily understood from the following detailed description of the various aspects of the invention taken in conjunction with the accompanying drawings that depict various embodiments of the invention, in which:

FIG. 1 shows a preliminary structure for one embodiment of a method according to the invention.

FIGS. 2-7 show a method according to one embodiment of the invention.

It is noted that the drawings of the invention are not to scale. The drawings are intended to depict only typical aspects of the invention, and therefore should not be considered as limiting the scope of the invention. In the drawings, like numbering represents like elements between the drawings.

DETAILED DESCRIPTION

Turning to the drawings, FIG. 1 shows a preliminary structure for one embodiment of a method of providing a dual stress memory technique (SMT) for a semiconductor device 100. The preliminary structure includes a substrate 102 having an n-type field effect transistor (nFET) 104 and a p-type field effect transistor (pFET) 106 formed thereon. As shown, semiconductor device 100 has completed initial processing such as conventional shallow trench isolation (STI) 110 formation, well implants, gate dielectric 112 formation, gate conductor 114 formation, and extension/halo/source/drain implants for diffusions 116.

Referring to FIG. 2, in one embodiment of the method, a first step includes forming a tensile stress layer 120 over nFET 104 and a compressive stress layer 122 over pFET 106. Both tensile stress layer 120 and compressive stress layer 122 may include intrinsically stressed silicon nitride (Si3N4). In one preferred embodiment, however, compressive stress layer 122 includes a high density plasma (HDP) silicon nitride (Si3N4), i.e., a silicon nitride formed using a high density plasma deposition process. In one preferred embodiment, the compressive stress layer forming step includes performing a HDP deposition of silicon nitride using the following conditions: approximately 50 mTorr of pressure, approximately 200 standard cubic centimeters (sccm) of argon (Ar), approximately 100 sccm of silane (SiH4), approximately 300 sccm of nitrogen (N2), approximately 0-1500 W of radio frequency (RF) bias power and approximately 2000W-4500W of RF source power. Compressive stress layer 122 thus includes a high stress silicon nitride that enables provision of the dual SMT because it allows retention of compressive stress (full or partial) such that the stress is memorized in parts of pFET 106 during the subsequent anneal step, described below.

The forming step may be provided in any number of fashions, only two illustrative embodiments of which will be described herein. FIGS. 3-6 show the two illustrative embodiments. A first optional preliminary step includes, as shown in FIG. 3, forming an etch stop layer 118, e.g., of silicon dioxide (SiO2), (shown in phantom in FIG. 3 only). Next, a first sub-step, shown in FIG. 3, includes forming a first stress layer 130 over semiconductor device 100. As will be described below, first stress layer 130 may be either tensile stress layer 120 (FIG. 2) or compressive stress layer 122 (FIG. 2). As shown in FIG. 3, however, first stress layer 130 includes an intrinsically tensilely stressed silicon nitride. A second sub-step, also shown in FIG. 3, includes forming an etch stop layer 132 over first stress layer 130. Etch stop layer 132 may include any now known or later developed etch stop material such as silicon dioxide (SiO2). Next, as also shown in FIG. 3, first stress layer 130 and etch stop layer 132 are removed over a first one of nFET 104 and pFET 106 (pFET 106 as shown) to expose one of the FETs. The etching 138 may include use of a patterned mask 136 (shown in phantom) and any conventional dry etching chemistry for the materials used. FIG. 4 shows the resulting structure including exposed pFET 106.

Next, as shown in FIG. 5, a second stress layer 140 is formed over semiconductor device 100. As shown, second stress layer 140 is formed over pFET 106 and, hence, includes the above-described high density, compressive stress silicon nitride. In one alternative embodiment, a next step may include removing second stress layer 140 over nFET 104 prior to the annealing step, described below. The removing step may include use of a patterned mask 146 (shown in phantom) and any conventional dry etching 144 for the materials used. FIG. 6 shows the resulting structure. Where second stress layer 140 is not removed, it should be recognized that some degradation of stress imparted by first stress layer 130 may be present, but that this degradation is minimal.

In an alternative embodiment, the above-described steps may be switched. That is, the forming step may include forming a compressive stress layer 122 over semiconductor device 100, forming an etch stop layer 132 over the compressive stress layer, removing compressive stress layer 122 and etch stop layer 132 over nFET 104, and forming a tensile stress layer 120 over semiconductor device 100. As in the above-described embodiment, tensile stress layer 120 may be optionally removed over pFET 106 prior to the annealing step, described below. Where tensile stress layer 120 is not removed, it should be recognized that some degradation of stress imparted by compressive stress layer 122 may be present, but that this degradation is minimal.

FIG. 6 also shows a second step according to one embodiment of the method, which includes annealing 150 to memorize stress in semiconductor device 100. Annealing 150 preferably includes using a temperature of no less than approximately 400° C. and no greater than approximately 1200° C. The anneal temperature is optimized so that device 100 will be able to memorize the stress from stress layers 120, 122, and not lose the compressive stress on parts of pFET 106, which would result in a neutral or tensile stress thereon. For example, one conventional plasma-enhanced chemical vapor deposited (PECVD) compressive silicon nitride, which is formed with approximately −1.8 GPa of stress drops to approximately 0.04 GPa, i.e., a tensile stress, after anneal. In contrast, one embodiment an HDP compressive stress silicon nitride according to the invention is formed with approximately −3.0 GPa, which results in a stress of no less than −100 MPa, thus retaining a compressive stress. In one embodiment, the compressive stress may be in the range of approximately −1 GPa.

FIG. 7 shows a third step including removing stress layers 120, 122 and etch stop layer 132. This removing step 148 may include a wet or dry etch, or combination of them; for example, a wet or dry etch to remove etch stop layer 132 and then a wet strip using hot phosphorous acid to remove silicon nitride stress layers. FIG. 7 also shows a semiconductor device 200 according to the invention including an nFET 204 having a tensile stress 260 memorized into a part thereof, e.g., gate conductor 214 and/or diffusion region 216, and a pFET 206 having a compressive stress 262 memorized into a part thereof, e.g., gate conductor 220 and/or diffusion region 222.

The foregoing description of various aspects of the invention has been presented for purposes of illustration and description. It is not intended to be exhaustive or to limit the invention to the precise form disclosed, and obviously, many modifications and variations are possible. Such modifications and variations that may be apparent to a person skilled in the art are intended to be included within the scope of the invention as defined by the accompanying claims.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3602841Jun 18, 1970Aug 31, 1971IbmHigh frequency bulk semiconductor amplifiers and oscillators
US4665415Apr 24, 1985May 12, 1987International Business Machines CorporationField-effect transistor
US4853076Jul 9, 1987Aug 1, 1989Massachusetts Institute Of TechnologyHeat treatment while crystallizing to produce tensile stress which produces electron mobility
US4855245Oct 4, 1988Aug 8, 1989Siemens AktiengesellschaftMethod of manufacturing integrated circuit containing bipolar and complementary MOS transistors on a common substrate
US4952524May 5, 1989Aug 28, 1990At&T Bell LaboratoriesDiffusion barrier layer; thermal stress-relieving layer
US4958213Jun 12, 1989Sep 18, 1990Texas Instruments IncorporatedMethod for forming a transistor base region under thick oxide
US5006913Nov 2, 1989Apr 9, 1991Mitsubishi Denki Kabushiki KaishaStacked type semiconductor device
US5060030Jul 18, 1990Oct 22, 1991Raytheon CompanyPseudomorphic HEMT having strained compensation layer
US5081513Feb 28, 1991Jan 14, 1992Xerox CorporationElectronic device with recovery layer proximate to active layer
US5108843Nov 27, 1989Apr 28, 1992Ricoh Company, Ltd.Thin film semiconductor and process for producing the same
US5134085Nov 21, 1991Jul 28, 1992Micron Technology, Inc.Reduced-mask, split-polysilicon CMOS process, incorporating stacked-capacitor cells, for fabricating multi-megabit dynamic random access memories
US5310446Jul 13, 1992May 10, 1994Ricoh Company, Ltd.Single crystal semiconductor films superimposed to form multilayer element, applying energy to melt and cooling
US5354695Apr 8, 1992Oct 11, 1994Leedy Glenn JMembrane dielectric isolation IC fabrication
US5371399Aug 9, 1993Dec 6, 1994International Business Machines CorporationCompound semiconductor having metallic inclusions and devices fabricated therefrom
US5391510Apr 7, 1994Feb 21, 1995International Business Machines CorporationA diamond-like-carbon layer is used as masking structure to protect gate dielectric layer from contamination during high temperature annealing, removal by plasma etching, forming metal gate electrode in space vacated by masking layer
US5459346Nov 17, 1994Oct 17, 1995Ricoh Co., Ltd.Semiconductor substrate with electrical contact in groove
US5471948May 11, 1994Dec 5, 1995International Business Machines CorporationMethod of making a compound semiconductor having metallic inclusions
US5557122May 12, 1995Sep 17, 1996Alliance Semiconductors CorporationSemiconductor electrode having improved grain structure and oxide growth properties
US5561302Sep 26, 1994Oct 1, 1996Motorola, Inc.Enhanced mobility MOSFET device and method
US5565697Jun 2, 1995Oct 15, 1996Ricoh Company, Ltd.Semiconductor structure having island forming grooves
US5571741Jun 7, 1995Nov 5, 1996Leedy; Glenn J.Membrane dielectric isolation IC fabrication
US5592007Jun 7, 1995Jan 7, 1997Leedy; Glenn J.Membrane dielectric isolation transistor fabrication
US5592018Jun 7, 1995Jan 7, 1997Leedy; Glenn J.Membrane dielectric isolation IC fabrication
US5670798Mar 29, 1995Sep 23, 1997North Carolina State UniversityIntegrated heterostructures of Group III-V nitride semiconductor materials including epitaxial ohmic contact non-nitride buffer layer and methods of fabricating same
US5679965Nov 9, 1995Oct 21, 1997North Carolina State UniversityContinuously graded layers of aluminum gallium nitride to reduce or eliminate conduction band or valence band offsets
US5683934May 3, 1996Nov 4, 1997Motorola, Inc.Enhanced mobility MOSFET device and method
US5840593Mar 10, 1997Nov 24, 1998Elm Technology CorporationMembrane dielectric isolation IC fabrication
US5861651Feb 28, 1997Jan 19, 1999Lucent Technologies Inc.Second layer of doped polycrystalline silicon separated by nitrogen doped silicon oxide
US5880040Apr 15, 1996Mar 9, 1999Macronix International Co., Ltd.Gate dielectric based on oxynitride grown in N2 O and annealed in NO
US5940716Mar 14, 1997Aug 17, 1999Samsung Electronics Co., Ltd.Methods of forming trench isolation regions using repatterned trench masks
US5940736Mar 11, 1997Aug 17, 1999Lucent Technologies Inc.Method for forming a high quality ultrathin gate oxide layer
US5946559Jun 7, 1995Aug 31, 1999Elm Technology CorporationMethod of forming a field effect transistor
US5960297Jul 2, 1997Sep 28, 1999Kabushiki Kaisha ToshibaShallow trench isolation structure and method of forming the same
US5989978Jul 16, 1998Nov 23, 1999Chartered Semiconductor Manufacturing, Ltd.Shallow trench isolation of MOSFETS with reduced corner parasitic currents
US6008126Feb 23, 1998Dec 28, 1999Elm Technology CorporationMembrane dielectric isolation IC fabrication
US6025280Apr 28, 1997Feb 15, 2000Lucent Technologies Inc.Use of SiD4 for deposition of ultra thin and controllable oxides
US6046464Aug 13, 1997Apr 4, 2000North Carolina State UniversityIntegrated heterostructures of group III-V nitride semiconductor materials including epitaxial ohmic contact comprising multiple quantum well
US6066545Dec 7, 1998May 23, 2000Texas Instruments IncorporatedBirdsbeak encroachment using combination of wet and dry etch for isolation nitride
US6090684Jul 29, 1999Jul 18, 2000Hitachi, Ltd.Method for manufacturing semiconductor device
US6107143Sep 10, 1998Aug 22, 2000Samsung Electronics Co., Ltd.Method for forming a trench isolation structure in an integrated circuit
US6117722Feb 18, 1999Sep 12, 2000Taiwan Semiconductor Manufacturing CompanySRAM layout for relaxing mechanical stress in shallow trench isolation technology and method of manufacture thereof
US6133071Oct 15, 1998Oct 17, 2000Nec CorporationSemiconductor device with plate heat sink free from cracks due to thermal stress and process for assembling it with package
US6165383Oct 15, 1998Dec 26, 2000Organic Display TechnologyAnthracene derivatives having at least one reactive silyl group that is effective to form siloxane bonds
US6221735Feb 15, 2000Apr 24, 2001Philips Semiconductors, Inc.Method for eliminating stress induced dislocations in CMOS devices
US6228694Jun 28, 1999May 8, 2001Intel CorporationMethod of increasing the mobility of MOS transistors by use of localized stress regions
US6246095Sep 3, 1998Jun 12, 2001Agere Systems Guardian Corp.System and method for forming a uniform thin gate oxide layer
US6255169Feb 22, 1999Jul 3, 2001Advanced Micro Devices, Inc.Process for fabricating a high-endurance non-volatile memory device
US6261964Dec 4, 1998Jul 17, 2001Micron Technology, Inc.Material removal method for forming a structure
US6265317Jan 9, 2001Jul 24, 2001Taiwan Semiconductor Manufacturing CompanyTop corner rounding for shallow trench isolation
US6274444Aug 10, 1999Aug 14, 2001United Microelectronics Corp.Method for forming mosfet
US6281532Jun 28, 1999Aug 28, 2001Intel CorporationTechnique to obtain increased channel mobilities in NMOS transistors by gate electrode engineering
US6284623Oct 25, 1999Sep 4, 2001Peng-Fei ZhangMethod of fabricating semiconductor devices using shallow trench isolation with reduced narrow channel effect
US6284626Apr 6, 1999Sep 4, 2001Vantis CorporationAngled nitrogen ion implantation for minimizing mechanical stress on side walls of an isolation trench
US6319794Oct 14, 1998Nov 20, 2001International Business Machines CorporationStructure and method for producing low leakage isolation devices
US6361885Nov 19, 1998Mar 26, 2002Organic Display TechnologyAnodes and cathodes for electroluminescent device
US6362082Jun 28, 1999Mar 26, 2002Intel CorporationMethodology for control of short channel effects in MOS transistors
US6368931Mar 27, 2000Apr 9, 2002Intel CorporationThin tensile layers in shallow trench isolation and method of making same
US6372291 *Dec 23, 1999Apr 16, 2002Applied Materials, Inc.In situ deposition and integration of silicon nitride in a high density plasma reactor
US6403486Apr 30, 2001Jun 11, 2002Taiwan Semiconductor Manufacturing CompanyMethod for forming a shallow trench isolation
US6403975Apr 8, 1997Jun 11, 2002Max-Planck Gesellschaft Zur Forderung Der WissenschafteneevComponents have faborable optical and electrical properties and are suitable for integration on a si substrate.
US6406973Jun 29, 2000Jun 18, 2002Hyundai Electronics Industries Co., Ltd.Forming separation layer
US6461936Jan 4, 2002Oct 8, 2002Infineon Technologies AgDouble pullback method of filling an isolation trench
US6476462Dec 7, 2000Nov 5, 2002Texas Instruments IncorporatedMOS-type semiconductor device and method for making same
US6483171Aug 13, 1999Nov 19, 2002Micron Technology, Inc.Vertical sub-micron CMOS transistors on (110), (111), (311), (511), and higher order surfaces of bulk, SOI and thin film structures and method of forming same
US6493497Sep 26, 2000Dec 10, 2002Motorola, Inc.Electro-optic structure and process for fabricating same
US6498358Jul 20, 2001Dec 24, 2002Motorola, Inc.Structure and method for fabricating an electro-optic system having an electrochromic diffraction grating
US6501121Nov 15, 2000Dec 31, 2002Motorola, Inc.Semiconductor structure
US6506652Dec 9, 1999Jan 14, 2003Intel CorporationMethod of recessing spacers to improved salicide resistance on polysilicon gates
US6509618Jan 4, 2000Jan 21, 2003Intel CorporationDevice having thin first spacers and partially recessed thick second spacers for improved salicide resistance on polysilicon gates
US6521964Aug 30, 1999Feb 18, 2003Intel CorporationDevice having spacers for improved salicide resistance on polysilicon gates
US6531369Feb 14, 2002Mar 11, 2003Applied Micro Circuits CorporationHeterojunction bipolar transistor (HBT) fabrication using a selectively deposited silicon germanium (SiGe)
US6531740Jul 17, 2001Mar 11, 2003Motorola, Inc.Integrated impedance matching and stability network
US6621392Apr 25, 2002Sep 16, 2003International Business Machines CorporationMicro electromechanical switch having self-aligned spacers
US6635506Nov 7, 2001Oct 21, 2003International Business Machines CorporationMethod of fabricating micro-electromechanical switches on CMOS compatible substrates
US6717216Dec 12, 2002Apr 6, 2004International Business Machines CorporationSOI based field effect transistor having a compressive film in undercut area under the channel and a method of making the device
US6831292Sep 20, 2002Dec 14, 2004Amberwave Systems CorporationSemiconductor structures employing strained material layers with defined impurity gradients and methods for fabricating same
US6881665 *Aug 9, 2000Apr 19, 2005Advanced Micro Devices, Inc.Depth of focus (DOF) for trench-first-via-last (TFVL) damascene processing with hard mask and low viscosity photoresist
US20010009784Feb 14, 2001Jul 26, 2001Yanjun MaPreparing substrate, isolating active region, depositing gate oxide, depositing first and second selective etchable layers over gate oxide layer, etching to undercut first etchable layer, implanting ions, etching, depositing oxide, metallizing
US20020063292Nov 29, 2000May 30, 2002Mark ArmstrongCMOS fabrication process utilizing special transistor orientation
US20020074598Nov 9, 2001Jun 20, 2002Doyle Brian S.Methodology for control of short channel effects in MOS transistors
US20020086472Dec 29, 2000Jul 4, 2002Brian RoberdsTechnique to obtain high mobility channels in MOS transistors by forming a strain layer on an underside of a channel
US20020086497Dec 6, 2001Jul 4, 2002Kwok Siang PingBeaker shape trench with nitride pull-back for STI
US20020090791Jun 28, 1999Jul 11, 2002Brian S. DoyleMethod for reduced capacitance interconnect system using gaseous implants into the ild
US20030032261Aug 8, 2001Feb 13, 2003Ling-Yen YehMethod of preventing threshold voltage of MOS transistor from being decreased by shallow trench isolation formation
US20030040158Aug 21, 2002Feb 27, 2003Nec CorporationSemiconductor device and method of fabricating the same
US20030057184Sep 22, 2001Mar 27, 2003Shiuh-Sheng YuMethod for pull back SiN to increase rounding effect in a shallow trench isolation process
US20030067035Sep 28, 2001Apr 10, 2003Helmut TewsGate processing method with reduced gate oxide corner and edge thinning
US20040029323 *Jun 29, 2001Feb 12, 2004Akihiro ShimizuSemiconductor device and method for fabricating the same
US20040113174 *Dec 12, 2002Jun 17, 2004International Business Machines CorporationIsolation structures for imposing stress patterns
US20050093059 *Oct 30, 2003May 5, 2005Belyansky Michael P.Structure and method to improve channel mobility by gate electrode stress modification
US20050093081 *Nov 4, 2003May 5, 2005Internatioanal Business Machines CorporationOxidation method for altering a film structure and cmos transistor structure formed therewith
US20050156208 *Sep 30, 2004Jul 21, 2005Taiwan Semiconductor Manufacturing Company, Ltd.Device having multiple silicide types and a method for its fabrication
US20050194596Apr 21, 2005Sep 8, 2005Victor ChanIncreasing carrier mobility in NFET and PFET transistors on a common wafer
US20050199958 *Mar 10, 2004Sep 15, 2005Taiwan Semiconductor Manufacturing Co., Ltd.Method for selectively stressing MOSFETs to improve charge carrier mobility
US20060091471 *Jun 10, 2005May 4, 2006Kai FrohbergTechnique for creating different mechanical strain in different channel regions by forming an etch stop layer stack having differently modified intrinsic stress
US20060148270 *Jan 5, 2005Jul 6, 2006Wei LuHigh density plasma and bias RF power process to make stable FSG with less free F and SiN with less H to enhance the FSG/SiN integration reliability
US20060228848 *Mar 31, 2005Oct 12, 2006International Business Machines CorporationDual-hybrid liner formation without exposing silicide layer to photoresist stripping chemicals
US20070010073 *Jul 6, 2005Jan 11, 2007Chien-Hao ChenMethod of forming a MOS device having a strained channel region
US20070018252 *Jul 21, 2005Jan 25, 2007International Business Machines CorporationSemiconductor device containing high performance p-mosfet and/or n-mosfet and method of fabricating the same
US20070040225 *Aug 22, 2005Feb 22, 2007Yang Haining SHigh performance MOSFET comprising a stressed gate metal silicide layer and method of fabricating the same
US20070075360 *Sep 30, 2005Apr 5, 2007Alpha &Omega Semiconductor, Ltd.Cobalt silicon contact barrier metal process for high density semiconductor power devices
US20070105299Nov 10, 2005May 10, 2007International Business Machines CorporationDual stress memory technique method and related structure
JPS6476755A Title not available
SG132585A1 Title not available
SG151256A1 Title not available
Non-Patent Citations
Reference
1A. Shimizu, et al., "Local Mechanical-Stress Control (LMC): A New Technique for CMOS-Performance Enhancement." International Electron Devices Meeting, IEEE, Mar. 2001.
2B. Doyle, et al., "Recovery of Hot-Carrier Damage in Reoxidized Nitrided Oxide MOSFETs." IEEE Electron Device Letters, vol. 13, No. 1, Jan. 1992, pp. 38-40.
3C.J. Huang, et al., "Temperature Dependence and Post-Stress Recovery of Hot Electron Degradation Effects in Bipolar Transistors." IEEE 1991 Bipolar Circuits and Technology Meeting 7.5, pp. 170-173.
4Chen et al., "Stress Memorization Technique (SMT) by Selectively Strained-Nitride Capping for Sub-65nm High-Performance Strained-Si Device Application," Symposium on VLSI Technology Digest of Technical Papers, pp. 56-57, 2004.
5D.C. Houghton, et al., "Equilibrium Critical Thickness for SI 1-x GEx Strained Layers on (100) Si". Appl. Phys. Lett. 56 (5) , Jan. 29, 1990, pp. 460-462.
6F. Ootsuka, et al., "A Highly Dense, High-Performance 130nm Node CMOS Technology for Large Scale System-on-a-Chip Application." International Electron Devices Meeting, 23.5.1, IEEE, Apr. 2000.
7G. Zhang, et al., "A New 'Mixed-Mode' Reliability Degradation Mechanism in Advanced Si and SiGe Bipolar Transistors." IEEE Transactions on Electron Devices, vol. 49, No. 12, Dec. 2002, pp. 2151-2156.
8G. Zhang, et al., "A New ‘Mixed-Mode’ Reliability Degradation Mechanism in Advanced Si and SiGe Bipolar Transistors." IEEE Transactions on Electron Devices, vol. 49, No. 12, Dec. 2002, pp. 2151-2156.
9Gregory Scott, et al., "NMOS Drive Current Reduction Caused by Transistor Layout and Trench Isolation Induced Stress." International Electron Devices Meeting, 34.4.1, IEEE, Sep. 1999.
10H. Li, et al., "Design of W-Band VCOs with High Output Power for Potential Application in 77 GHz Automotive Radar Systems." 2003 IEEE GaAs Digest, pp. 263-266.
11H. Wurzer, et al., "Annealing of Degraded mpn-Transistors- Mechanisms and Modeling." IEEE Transactions on Electron Devices, vol. 41, No. 4, Apr. 1994, pp. 533-538.
12H.S. Momose, et al., "Analysis of the Temperature Dependence of Hot-Carrier-Induced Degradation in Bipolar Transistors for Bi-CMOS." IEEE Transactions on Electron Devices, vol. 41, No. 6, Jun. 1994, pp. 978-987.
13H.S. Momose, et al., "Temperature Dewndence of Emitter-Base Reverse Stress Degradation and its Mechanism Analyzed by MOS Structures." Paper 6.2, pp. 140-143.
14IPOS International Search Report with Written Opinion, Jul. 15, 2009, 11 pages.
15J.C. Bean, et al., "GEx SI 1-x/Si Strained-Layer Superlattice Grown by Molecular Beam Epitaxy". J. Vac. Sci. Technol. A 2(2), Apr.-Jun. 1984, pp. 436-440.
16J.H. Van Der Nerve, "Regular Articles". Journal of Applied Physics, vol. 34, No. 1, Jan. 1963, pp. 117-122.
17J.W. Matthews, et al., "Defects in Epitaxial Multilayers". Journal of Crystal Growth 27 (1974), pp. 118-125.
18K. Ota, et al., "Novel Locally Strained Channel Technique for High Performance 55nm CMOS." International Electron Devices Meeting, 2.2.1, IEEE, Feb. 2002.
19Kern Rim, et al., "Characteristics and Device Design of Sub-100 nm Strained Si N- and PMOSFETs." 2002 Symposium on VLSI Technology Digest of Technical Papers, IEEE, pp. 98-99.
20Kern Rim, et al., "Transconductance Enhancement in Deep Submicron Strained-Si n-MOSFETs". International Electron Devices Meeting, 26, 8, 1, IEEE, Sep. 1998.
21M. Khater, et al., "SiGe HBT Technology with Fmax/Ft=350/300 GHz and Gate Delay Below 3.3 ps", 2004 IEEE, 4 pages.
22R.H.M. Van De Leur, et al., "Critical Thickness for Pseudomorphic Growth of Si/Ge Alloys and Superlattices". J. Appl. Phys. 64 (6), Sep. 15, 1988, pp. 3043-3050.
23S.R. Sheng, et al., "Degradation and Recovery of SiGe HBTs Following Radiation and Hot-Carrier Stressing." pp. 14-15.
24Shinya Ito, et al., "Mechanical Stress Effect of Etch-Stop Nitride and Its Impact on Deep Submicron Transistor Design." International Electron Devices Meeting, 10.7.1, IEEE, Apr. 2000.
25Subramanian S. Iyer, et al., "Heterojunction Bipolar Transistors Using Si-Ge Alloys". IEEE Transactions on Electron Devices, vol. 36, No. 10, Oct. 1989, pp. 2043-2064.
26Z. Yang, et al., "Avalanche Current Induced Hot Carrier Degradation in 200 GHz SiGe Heterojunction Bipolar Transistors." pp. 1-5.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US8482042 *Jan 22, 2010Jul 9, 2013Infineon Technologies AgStrained semiconductor device and method of making same
US20100015766 *Jul 21, 2009Jan 21, 2010Texas Instruments IncorporatedComplementary stress memorization technique layer method
Classifications
U.S. Classification438/199, 438/791, 257/E21.632
International ClassificationH01L21/8238, H01L21/469
Cooperative ClassificationH01L21/823864, H01L21/823807
European ClassificationH01L21/8238S, H01L21/8238C
Legal Events
DateCodeEventDescription
Apr 11, 2014REMIMaintenance fee reminder mailed
Nov 10, 2005ASAssignment
Owner name: CHARTERED SEMICONDUCTOR MANUFACTURING LTD, SINGAPO
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TEH, YOUNG WAY;REEL/FRAME:016764/0808
Effective date: 20051102
Owner name: INTERNATIONAL BUSINESS MACHINES CORPORATION, NEW Y
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FANG, SUNFEI;LUO, ZHIJIONG;NG, HUNG Y.;AND OTHERS;REEL/FRAME:016764/0515;SIGNING DATES FROM 20051028 TO 20051108
Owner name: SAMSUNG ELECTRONICS CO., LTD, KOREA, REPUBLIC OF
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:KIM, JUN JUNG;REEL/FRAME:016764/0583
Effective date: 20051027
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FANG, SUNFEI;LUO, ZHIJIONG;NG, HUNG Y.;AND OTHERS;SIGNING DATES FROM 20051028 TO 20051108;REEL/FRAME:016764/0515