|Publication number||US7814259 B2|
|Application number||US 12/195,122|
|Publication date||Oct 12, 2010|
|Filing date||Aug 20, 2008|
|Priority date||Nov 18, 2003|
|Also published as||US7421532, US7945722, US20050117578, US20080304504, US20110016258|
|Publication number||12195122, 195122, US 7814259 B2, US 7814259B2, US-B2-7814259, US7814259 B2, US7814259B2|
|Inventors||Heath Stewart, Michael de la Garrigue, Chris Haywood|
|Original Assignee||Internet Machines, Llc|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (51), Non-Patent Citations (19), Referenced by (12), Classifications (10), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This patent is a continuation of U.S. application Ser. No. 11/031,853 filed Jan. 6, 2005, which is a continuation-in-part of U.S. application Ser. No. 10/993,277 filed Nov. 18, 2004, which claims priority from U.S. application Ser. No. 60/523,246 filed Nov. 18, 2003.
A portion of the disclosure of this patent document contains material which is subject to copyright protection. This patent document may show and/or describe matter which is or may become trade dress of the owner. The copyright and trade dress owner has no objection to the facsimile reproduction by any one of the patent disclosure as it appears in the Patent and Trademark Office patent files or records, but otherwise reserves all copyright and trade dress rights whatsoever.
1. Field of the Invention
The present invention relates to data switches.
2. Description of the Related Art
The Peripheral Component Interconnect (“PCI”) standard was promulgated about ten years ago, and has since been updated a number of times. One update led to the PCI/X standard, and another, more recently, to PCI Express. The PCI standards are defined for chip-level interconnects, adapter cards and device drivers. The PCI standards are considered cost-effective, backwards compatible, scalable and forward-thinking.
PCI buses, whether they be PCI Express or previous PCI generations, provide an electrical, physical and logical interconnection for multiple peripheral components of microprocessor based systems. PCI Express systems differ substantially from their PCI and PCI/X predecessors in that all communication in the system is performed point-to-point. Unlike PCI/X systems in which two or more end points share the same electrical interface, PCI Express buses connect a maximum of two end points, one on each end of the bus. If a PCI Express bus must communicate with more than one end point, a switch, also known as a fan out device, is required to convert the single PCI Express source to multiple sources.
The communication protocol in a PCI Express system is identical to legacy PCI/X systems from the host software perspective. In all PCI systems, each end point is assigned one or more memory and IO address ranges. Each end point is also assigned a bus/device/function number to uniquely identify it from other end points in the system. With these parameters set a system host can communicate with all end points in the system. In fact, all end points can communicate with all other end points within a system.
Throughout this description, the embodiments and examples shown should be considered as exemplars, rather than limitations on the apparatus and methods of the present invention.
Description of Systems
Referring now to
The term “switch” as used herein means a system element that logically connects two or more ports to allow data units to be routed from one port to another, and the switch 110 is a switch. The switch routes data units using memory-mapped I/O or I/O-mapped I/O (both, collectively, “mapped I/O”). The switch 110 further includes a buffer 115 and logic 117. The switch 110 includes a number of ports 112 a, 112 b, 112 c, 112 d, which are physical interfaces between the buffer 115 and logic 117 and the end points 120.
By data unit, it is meant a frame, cell, datagram, packet or other unit of information. In some embodiments, such as PCI, a data unit is unencapsulated. Data units may be stored in the buffer 115. By buffer, it is meant a dedicated or shared memory, a group or pipeline of registers, and/or other storage device or group of storage devices which can store data temporarily. The buffer 115 may operate at a speed commensurate with the communication speed of the switching environment 100. For example, it may be desirable to provide a dedicated memory for individual portions (as described below) and pipelined registers for multicast portions (as described below).
The logic 117 includes software and/or hardware for providing functionality and features described herein. The logic 117 may include one or more of: logic arrays, memories, analog circuits, digital circuits, software, firmware, and processors such as microprocessors, field programmable gate arrays (FPGAs), application specific integrated circuits (ASICs), programmable logic devices (PLDs) and programmable logic arrays (PLAs). The hardware and firmware components of the logic 117 may include various specialized units, circuits, software and interfaces for providing the functionality and features described herein. The invention may be embodied in whole or in part in software which operates in the switch 110 and may be in the form of firmware, an application program, an applet (e.g., a Java applet), a browser plug-in, a COM object, a dynamic linked library (DLL), a script, one or more subroutines, or an operating system component or service. The hardware and software of the invention and its functions may be distributed such that some components are performed by the switch 110 and others by other devices.
The end points 120 a, 120 b, 120 c, 120 d are logical devices which connect to and communicate with the switch 110 respectively through the ports 112. At least some of the end points may share an address domain, such as a memory address domain or an I/O address domain. The term “address domain” means the total range of addressable locations. If the shared address domain is a memory address domain, then data units are transmitted via memory mapped I/O to a destination address into the shared memory address domain.
The end points 120 may be connected to the ports 112 by electrical contacts, wirelessly, optically or otherwise.
Referring now to
The address domains 200, 250 are contiguous ranges. Each address domains is defined by a master end point. Address portions associated with the individual end points 120 may be non-contiguous and the term “portions” is meant to refer to contiguous and non-contiguous spaces. The master end point for a given address domain allocates address portions to the other end points which share that address domain. The end points communicate their address space needs to the master device, and the master device allocates address space accordingly.
Data units may be written into or communicated into an address portion. In a switch conforming to the PCI Express standard, it is expected that the address portions in a 32-bit shared memory address domain or shared I/O address domain will be at least as large as the largest expected transaction, and comparable to those shown in
Within the shared address domain 200, separate address portions 210 a, 210 b, 210 c may be associated with the corresponding end points 120 a, 120 b, 120 c. The address domain 200 may be allocated so as to provide the corresponding end points 120 a, 120 b, 120 c with unique address portions. The address portions may be unique within the shared address domain 200 with respect to one another.
Within the non-shared address domain 250, there may be a portion 250 d associated with the end point 120 d. The non-shared address domain 250 is considered isolated from the shared address domain 210. Other non-shared address domains could be included, and they would also be considered isolated from the shared address domain, and from each other. By “isolated” it is meant that the address domains are separated such that interaction does not directly take place between them, and therefore uniquely addressable addresses are provided.
The address portions 210 may have various characteristics. The address portions 210 may have respective sizes. The sizes may be fixed or variable. The address portions 210 may be defined by a base address, as well as by a size or end address. The address portions 210 may come to be associated with the end points 120 through an arbitrage process, through centralized assignment (e.g., by a host or the switch 110), otherwise or through a combination of these. The address portion 210 for a given end point 120 need not be contiguous. To avoid errors, it may be desirable if the address portions 210 within the same address domain do not overlap.
Data units may be directed to one or more of the end points 120 by addressing. That is, a destination address is associated with and may be included in the data units. The destination address determines which end point 120 should receive a given data unit. Thus, data units addressed to the individual portion for a given end point 120 should be received only by that end point 120. Depending on the embodiment, the destination address may be the same as the base address or may be within the address portion.
The end points 120 may be associated with respective ports 112. Through this association, a given end point 120 may send data units to and receive data units from its associated port 112. This association may be on a one-to-one basis. Because of these relationships, the ports 112 also have associations with the address portions 210 of the end points 120. Thus, the ports 112 may be said to have address portions 210 within the address domains 200, 250.
Ports within a shared addressed domain are considered “transparent”, and those not within a shared address domain are considered “non-transparent”. Data units from one transparent port to another may be transferred directly. However, data units between a transparent port and a non-transparent port require address translation to accommodate the differences in their respective address domains. Transparent ports are logical interfaces within a single addressing domain. Non-transparent ports allow interaction between completely separate addressing domains, but addresses from one domain must be converted from one domain to the other.
The status of a port—transparent or non-transparent—may be fixed or configurable. The logic 117 may allow designation on a port-by-port of transparency or non-transparency, including the address domain for a given port. The switch 110 may be responsive to requests or instructions from the devices 120 to indicate such things as which address domain the devices will be in, and the address portion associated with a given device.
Description of Methods
Referring now to
Domain maps for each address domain may be communicated to the switch. There may be provided a master end point, such as a processor, which is responsible for allocating address portions within its address domain. End points may communicate their address space needs to the master device, and the master device may allocate address space accordingly. The master device may query end points for their address space needs. These allocations, and other allocations and designations, define the address map which the master end point communicates to the switch. The switch may receive a single communication of an address map from a master end point. The switch may receive partial or revised address maps from time to time.
In a first step 305, the switch receives a data unit. The switch then stores the data unit in a buffer (step 310). Next, the switch determines the destination address of the data unit (step 315). Next, the switch determines whether the destination address is associated with a transparent or non-transparent port (step 325).
If the address is associated with a non-transparent port, then the switch translates the address (step 330). Many different schemes of memory and I/O address translation for mapping from one address domain into another may be used. These schemes include direct memory translation both with and without offsets, and indirect memory translation through lookup registers or tables. Furthermore, addresses may be translated using schemes other than address map translation, such as mailbox mechanisms and doorbell registers.
Whether or not translated, the switch forwards the data unit to the port for the designated destination address (step 395). In this way, data units are transferred between the transparent ports, between the transparent and non-transparent ports, and between the non-transparent ports. In effect, non-transparent ports allow data transfers from one address domain to another.
In one embodiment, the switch is a PCI Express switch in which one or more of the interfaces (i.e., ports) are optionally non-transparent. A device connected to a non-transparent port of the switch is isolated from the address domain of the other ports on the switch. Two or more processors with their own address maps could all communicate with each other through this type of PCI Express switch.
With regard to
Non-transparent operation allows a local subsystem to maintain a full address range completely separate from the main system. In addition, the presence of the local bus is obfuscated from the main system by presenting the non-transparent bridge as an endpoint. Bus enumeration and discovery software remains unaware of the presence of the secondary local bus, allowing for a higher level of abstraction at the system level.
To provide both transparent and non-transparent ports, a transparent bridge may be associated with a different type of configuration space than a non-transparent bridge. Upon discovering the transparent type configuration space, bus enumeration and discovery software may read “through” the bridge device in an attempt to identify additional downstream devices. A non-transparent bridge, on the other hand, masks the presence of the secondary local bus by identifying itself as an endpoint. The endpoint association is made via a non-transparent type configuration header. Upon discovering a non-transparent type configuration space, bus enumeration and discovery software is satisfied and does not attempt to read through the non-transparent bridge.
A PCI Express switch (including a bridge as described herein) in non-transparent mode allows completely independent and unrestricted address ranges to exist on both sides of the bridge. Transactions passing through the bridge will have their addresses remapped to a correlating destination address. A local host processor may be responsible for maintaining address translation and configuration registers. When address configuration is complete, a primary side lockout bit may “wake” the primary PCI Express endpoint interface, allowing it to respond to bus discovery queries.
Addresses may be remapped in a three-stage process. First, the size and configuration of each address base address range is set by the local host. This allows software agents on the main host to allocate and distribute the main memory map. Next, the local host programs the translation offset. Finally, software agents on each side of the bridge perform standard PCI address mapping techniques to map the respective address regions into system memory space.
Upon receiving a transaction that falls within a given base address range, a translation function overwrites the upper bits of the address with the translated base offset, or some other address translation technique. Thus, separate address ranges are maintained on both sides of the non-transparent bridge. A downstream range may be associated with requests moving from the PCI Express to the PCI interface. An upstream range is associated with request moving from the local PCI bus to the PCI Express interface.
Although exemplary embodiments of the present invention have been shown and described, it will be apparent to those having ordinary skill in the art that a number of changes, modifications, or alterations to the invention as described herein may be made, none of which depart from the spirit of the present invention. All such changes, modifications and alterations should therefore be seen as within the scope of the present invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4330824||Aug 8, 1979||May 18, 1982||Compagnie Internationale Pour L'informatique Cii Honeywell Bull (Societe Anonyme)||Universal arrangement for the exchange of data between the memories and the processing devices of a computer|
|US4394725||Dec 4, 1978||Jul 19, 1983||Compagnie Honeywell Bull||Apparatus and method for transferring information units between processes in a multiprocessing system|
|US4704606||Feb 24, 1987||Nov 3, 1987||American Telephone And Telegraph Company And At&T Information Systems Inc.||Variable length packet switching system|
|US4958299||Jan 6, 1989||Sep 18, 1990||Fuji Xerox Co., Ltd.||Control device for use with a drawing output unit|
|US5550823||Apr 28, 1995||Aug 27, 1996||Nec Corporation||Method and apparatus for performing priority control for cells in output buffer type ATM switch|
|US5555543||Jan 3, 1995||Sep 10, 1996||International Business Machines Corporation||Crossbar switch apparatus and protocol|
|US5617421||Jun 17, 1994||Apr 1, 1997||Cisco Systems, Inc.||Extended domain computer network using standard links|
|US5649149||Aug 1, 1994||Jul 15, 1997||Cypress Semiconductor Corporation||Integrated content addressable memory array with processing logical and a host computer interface|
|US5659713||Dec 7, 1995||Aug 19, 1997||Digital Equipment Corporation||Memory stream buffer with variable-size prefetch depending on memory interleaving configuration|
|US5841874||Aug 13, 1996||Nov 24, 1998||Motorola, Inc.||Ternary CAM memory architecture and methodology|
|US5860085||Aug 1, 1994||Jan 12, 1999||Cypress Semiconductor Corporation||Instruction set for a content addressable memory array with read/write circuits and an interface register logic block|
|US5898689||Aug 27, 1997||Apr 27, 1999||Lucent Technologies Inc.||Packet network interface|
|US5905911||Sep 11, 1997||May 18, 1999||Fujitsu Limited||Data transfer system which determines a size of data being transferred between a memory and an input/output device|
|US5923893||Sep 5, 1997||Jul 13, 1999||Motorola, Inc.||Method and apparatus for interfacing a processor to a coprocessor|
|US5961626||Oct 10, 1997||Oct 5, 1999||Motorola, Inc.||Method and processing interface for transferring data between host systems and a packetized processing system|
|US5982749||Mar 7, 1996||Nov 9, 1999||Lsi Logic Corporation||ATM communication system interconnect/termination unit|
|US6067408||Feb 22, 1996||May 23, 2000||Advanced Micro Devices, Inc.||Full duplex buffer management and apparatus|
|US6122674||Sep 10, 1999||Sep 19, 2000||International Business Machines Corporation||Bi-directional network adapter for interfacing local node of shared memory parallel processing system to multi-stage switching network for communications with remote node|
|US6138185||Oct 29, 1998||Oct 24, 2000||Mcdata Corporation||High performance crossbar switch|
|US6172927||Mar 24, 2000||Jan 9, 2001||Ramtron International Corporation||First-in, first-out integrated circuit memory device incorporating a retransmit function|
|US6292878||Feb 3, 1998||Sep 18, 2001||Matsushita Electric Industrial Co., Ltd.||Data recorder and method of access to data recorder|
|US6389489||Mar 17, 1999||May 14, 2002||Motorola, Inc.||Data processing system having a fifo buffer with variable threshold value based on input and output data rates and data block size|
|US6442674||Dec 30, 1998||Aug 27, 2002||Intel Corporation||Method and system for bypassing a fill buffer located along a first instruction path|
|US6460120||Aug 27, 1999||Oct 1, 2002||International Business Machines Corporation||Network processor, memory organization and methods|
|US6477623||Oct 23, 1998||Nov 5, 2002||Micron Technology, Inc.||Method for providing graphics controller embedded in a core logic unit|
|US6493347||Jul 24, 1997||Dec 10, 2002||Juniper Networks, Inc.||Memory organization in a switching device|
|US6510138||Feb 25, 1999||Jan 21, 2003||Fairchild Semiconductor Corporation||Network switch with head of line input buffer queue clearing|
|US6557053||Jan 4, 2000||Apr 29, 2003||International Business Machines Corporation||Queue manager for a buffer|
|US6574194||Jan 28, 1999||Jun 3, 2003||Cypress Semiconductor Corporation||Architecture of data communications switching system and associated method|
|US6611527||Feb 3, 2000||Aug 26, 2003||Hitachi, Ltd.||Packet switching apparatus with a common buffer|
|US6708262||Mar 19, 2001||Mar 16, 2004||Micron Technology, Inc.||Memory device command signal generator|
|US6714555||May 25, 1998||Mar 30, 2004||Roke Manor Research Limited||Broadband telecommunications switch|
|US6735219||Sep 17, 1999||May 11, 2004||International Business Machines Corporation||Packet-processing apparatus and packet switch adapter for the processing of variable-length packets and a method thereof|
|US6795870||Apr 13, 2000||Sep 21, 2004||International Business Machines Corporation||Method and system for network processor scheduler|
|US6842443||Oct 23, 2001||Jan 11, 2005||International Business Machines Corporation||Network switch using network processor and methods|
|US6987760||Apr 19, 2001||Jan 17, 2006||International Business Machines Corporation||High speed network processor|
|US7080190||May 30, 2002||Jul 18, 2006||Lsi Logic Corporation||Apparatus and method for providing transparent sharing of channel resources by multiple host machines|
|US7096305||Oct 14, 2003||Aug 22, 2006||Broadcom Corporation||Peripheral bus switch having virtual peripheral bus and configurable host bridge|
|US7421532 *||Jan 6, 2005||Sep 2, 2008||Topside Research, Llc||Switching with transparent and non-transparent ports|
|US7454552 *||Nov 18, 2004||Nov 18, 2008||Topside Research, Llc||Switch with transparent and non-transparent ports|
|US20010037435||Mar 21, 2001||Nov 1, 2001||Van Doren Stephen R.||Distributed address mapping and routing table mechanism that supports flexible configuration and partitioning in a modular switch-based, shared-memory multiprocessor computer system|
|US20020114326||Feb 16, 2001||Aug 22, 2002||Rupaka Mahalingaiah||Address mapping mechanism enabling multi-domain addressing in communication networks|
|US20020165947||Feb 21, 2001||Nov 7, 2002||Crossbeam Systems, Inc.||Network application apparatus|
|US20020188754||Oct 26, 2001||Dec 12, 2002||Foster Michael S.||Method and system for domain addressing in a communications network|
|US20030084219||Oct 26, 2001||May 1, 2003||Maxxan Systems, Inc.||System, apparatus and method for address forwarding for a computer network|
|US20030084373||Nov 1, 2001||May 1, 2003||Sun Microsystems, Inc.||Method and apparatus for arbitrating transactions between domains in a computer system|
|US20040019729||Jul 29, 2002||Jan 29, 2004||Kelley Richard A.||Buffer management and transaction control for transition bridges|
|US20040030857||Jul 31, 2002||Feb 12, 2004||Brocade Communications Systems, Inc.||Hardware-based translating virtualization switch|
|US20040123014||Dec 19, 2002||Jun 24, 2004||Intel Corporation||System and method for communicating over intra-hierarchy and inter-hierarchy links|
|US20050117578||Jan 6, 2005||Jun 2, 2005||Heath Stewart||Switching with transparent and non-transparent ports|
|US20060010355||Jul 8, 2004||Jan 12, 2006||International Business Machines Corporation||Isolation of input/output adapter error domains|
|1||Bhatt, Creating a Third Generation I/O Interconnect, White Paper, 2002, pp. 1-8, Technology and Research Labs, Intel Corporation, http://www.intel.com/technology/pciexpress/downloads/3rdgenwhitepaper.pdf.|
|2||Fahmy, A Survey of ATM Switching Techniques, Aug. 14, 2001, Department of Computer and Information Science, The Ohio State University.|
|3||Gupta, Scheduling in Input Queued Switches: A Survey, Jun. 1996, Department of Computer Science, Stanford University, California.|
|4||Intel, Improve Video Quality with the PCI Express x16 Graphics Interface, Sales Brief, 2004, pp. 1-2, Intel Corporation, http://www.intel.com/design/chipsets/pciexpress.pdf.|
|5||Klein, PCI Express Is the new I/O Solution of Choice, Article, Nov. 2004, pp. 1-5, Technology @ Intel Magazine, Intel Corporation.|
|6||PCI Express and Advanced Switching: Evolutionary Path to Building Next Generation Interconnects, Proceedings of 11th Symposim on High Performance Interconnects, Aug. 20, 2003, pp. 21-29, IEEE, Piscataway NJ.|
|7||Petaswitch Solutions, Inc., Company Overview, 2001, http://www.peta-switch.com/markets/overview.htm.|
|8||Petaswitch Solutions, Inc., PetaSwitch Solutions Announces Raising $4 Million in First Round Financing, Press Release, 2001, http://peta-switch.com/newsroom/press-releases.htm.|
|9||Petaswitch Solutions, Inc., PetaSwitch Solutions Announces Raising $4 Million in First Round Financing, Press Release, 2001, http://peta-switch.com/newsroom/press—releases.htm.|
|10||Petaswitch Solutions, Inc., The Pisces Chipset, Product Brief, 2001, http://www.peta-switch.com/products/product-brief.htm.|
|11||Petaswitch Solutions, Inc., The Pisces Chipset, Product Brief, 2001, http://www.peta-switch.com/products/product—brief.htm.|
|12||Schoenen, et al., Distributed Cell Scheduling Algorithms for Virtual-Output-Queued Switches, Dec. 1999, pp. 1211-1215, vol. 1, GLOBECOM, IEEE Global Telecommunications Conference.|
|13||STAM, Inside PCI Express, Article, Sep. 9, 2002, pp. 1-14, ExtremeTech, http://www.extremetech.com/article2/0,3973,522663,00.asp.|
|14||Stiliadis, et al., Rate-Proportional Servers: A Design Methodology for Fair Queueing Algorithms, Dec. 1995, Computer Engineering & Information Sciences, University of California, Santa Cruz.|
|15||Stoica, et al., Earliest Eligible Virtual Deadline First: A Flexible and Accurate Mechanism for Proportional Share Resource Allocation, Department of Computer Science, Old Dominion University, Norfolk, VA.|
|16||Utilizing Non-Transparent Bridign in PCI Express Base(TM) to Create Multi Processor Systems, Part I, TechOnLine Webcast, Aug. 26, 2003, http://seminar2techonline.com.|
|17||Utilizing Non-Transparent Bridign in PCI Express Base(TM) to Create Multi Processor Systems, Part II, TechOnLine Webcast, Oct. 21, 2003, http://seminar2techonline.com.|
|18||Utilizing Non-Transparent Bridign in PCI Express Base™ to Create Multi Processor Systems, Part I, TechOnLine Webcast, Aug. 26, 2003, http://seminar2techonline.com.|
|19||Utilizing Non-Transparent Bridign in PCI Express Base™ to Create Multi Processor Systems, Part II, TechOnLine Webcast, Oct. 21, 2003, http://seminar2techonline.com.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US7945722 *||Sep 29, 2010||May 17, 2011||Internet Machines, Llc||Routing data units between different address domains|
|US8359401 *||Nov 5, 2009||Jan 22, 2013||RJ Intellectual Properties, Inc.||Network switch|
|US8463934 *||Apr 21, 2011||Jun 11, 2013||Rj Intellectual Properties, Llc||Unified system area network and switch|
|US8868672 *||May 14, 2012||Oct 21, 2014||Advanced Micro Devices, Inc.||Server node interconnect devices and methods|
|US8868777||Apr 11, 2013||Oct 21, 2014||Rj Intellectual Properties, Llc||Unified system area network and switch|
|US8875256||Nov 13, 2012||Oct 28, 2014||Advanced Micro Devices, Inc.||Data flow processing in a network environment|
|US8930595||Jun 21, 2012||Jan 6, 2015||Advanced Micro Devices, Inc.||Memory switch for interconnecting server nodes|
|US8943257 *||Sep 30, 2011||Jan 27, 2015||Intel Corporation||Protocol neutral fabric|
|US9137173||Jun 19, 2012||Sep 15, 2015||Advanced Micro Devices, Inc.||Devices and methods for interconnecting server nodes|
|US20110107004 *||May 5, 2011||Jayanta Kumar Maitra||Network Switch|
|US20110202701 *||Aug 18, 2011||Jayanta Kumar Maitra||Unified system area network and switch|
|US20130086287 *||Apr 4, 2013||Bruce L. Fleming||Protocol Neutral Fabric|
|U.S. Classification||710/315, 710/313, 710/306|
|International Classification||H04L12/56, G06F13/00, G06F15/16, H04L12/28, H04L1/00|
|Dec 29, 2008||AS||Assignment|
Owner name: TOPSIDE RESEARCH, LLC, VIRGINIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNET MACHINES CORP.;REEL/FRAME:022036/0001
Effective date: 20070418
Owner name: INTERNET MACHINES CORP., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:STEWART, HEATH;DE LA GARRIGUE, MICHAEL;HAYWOOD, CHRIS;REEL/FRAME:022035/0965;SIGNING DATES FROM 20050104 TO 20050105
Owner name: INTERNET MACHINES CORP., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:STEWART, HEATH;DE LA GARRIGUE, MICHAEL;HAYWOOD, CHRIS;SIGNING DATES FROM 20050104 TO 20050105;REEL/FRAME:022035/0965
|Mar 12, 2010||AS||Assignment|
Owner name: INTERNET MACHINES, LLC,TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOPSIDE RESEARCH, LLC;REEL/FRAME:024071/0340
Effective date: 20091223
Owner name: INTERNET MACHINES, LLC, TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:TOPSIDE RESEARCH, LLC;REEL/FRAME:024071/0340
Effective date: 20091223
|Apr 10, 2014||FPAY||Fee payment|
Year of fee payment: 4
|Jul 15, 2015||AS||Assignment|
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNET MACHINES LLC;REEL/FRAME:036099/0995
Effective date: 20150414
Owner name: AVAGO TECHNOLOGIES GENERAL IP (SINGAPORE) PTE. LTD
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:INTERNET MACHINES LLC;REEL/FRAME:036100/0305
Effective date: 20150414