|Publication number||US7829978 B2|
|Application number||US 11/170,201|
|Publication date||Nov 9, 2010|
|Filing date||Jun 29, 2005|
|Priority date||Jun 29, 2005|
|Also published as||CN1893112A, CN102044566A, CN102044566B, US20070001217|
|Publication number||11170201, 170201, US 7829978 B2, US 7829978B2, US-B2-7829978, US7829978 B2, US7829978B2|
|Inventors||Shang-Chih Chen, Shih-Hsieng Huang, Chih-Hao Wang|
|Original Assignee||Taiwan Semiconductor Manufacturing Company, Ltd.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (14), Non-Patent Citations (6), Classifications (18), Legal Events (2)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention relates to methods and structures for manufacturing high performance CMOS devices having stressed channels and more particularly to a fabrication process that combines an intrinsically stressed layer such as CESL (Contact-Etching Stop Layer), conformally coating the device and using an “L-like” shaped film that intrinsically provides compressive or tensile stresses to the substrate of a CMOS device.
As is well known by those skilled in the art, forming selected stresses in the channel regions of CMOS devices will enhance performance of the device. For example, parallel tensile stress in the channel region improves performance of an N-FET, whereas parallel compressive stress in the channel region enhances the performance of a P-FET.
Various techniques for creating the desired stress in the N-FET and P-FET portion of the CMOS device have been suggested. For example, Ghanni, et al., in a paper entitled “A 90 nm High Volume Manufacturing Logic Technology Featuring Novel 45 nm Gate Length Strained Silicon CMOS Transistors” (2003 IEDM, 11.6.1-11.6.3), discusses a post salicide “highly tensile” silicon nitride capping layer wherein the stress is transferred to the NMOS channel through the source/drain regions. A layer thickness of approximately 75 nm results in a 10% NMOS IDSAT gain.
U.S. Patent Publication 2004/0113217 A1 to Chidambarraco, et al. discloses a method of causing tension and/or compression on a substrate by the selection of an “L-like”shaped layer of material formed adjacent sidewalls of a gate structure that is disposed above the channel regions. The “L-like” shaped layer of material is formed so that the two legs of the material are adjacent both the gate sidewalls and the substrate of the device such that stresses are formed on adjacent substrate areas. In addition, the material of the “L-like” shaped layer is selected so that the stresses are controlled or varied as necessary within both the N-FET and P-FET devices to improve the IC performance.
Papers by Y. Kim, et al. (2003 VLSI, pp. 639) and T. Iwamato, et al. (2003 IEDM, pp. 167) also disclose the use of “L-like” shaped SiN film and HfSiO or oxynitride gate dielectrics.
All of the above techniques provide some improvements to the performance of a CMOS device by inducing stress in the channel regions of the device. However, further increases in the performance of the device by further increasing the stress that can be induced in the channel regions would be advantageous.
These and other problems are generally solved or circumvented, and technical advantages are generally achieved, by preferred embodiments of the present invention, which provides increased stress to the channel regions of semiconductor devices.
To increase the stress induced in the channel regions of the semiconductor device, the present invention discloses structures and methods that result in two or more stress inducing techniques being combined into a single device or method to achieve higher induced stresses than were heretofore possible. According to the invention, a semiconductor device, such as for example only, a CMOS device comprises a substrate having at least one gate structure on the substrate. For CMOS devices, there will, of course, be at least one gate structure in both the N-region and the P-region of the substrate. Also included is at least one “L-like” shaped layer having a first leg of the L extending to a first end and a second leg of the L extending to a second end. According to one embodiment, the “L-like” shaped layer may be in direct contact with the substrate and the gate structure, or according to another embodiment, may include an oxide layer between the “L-like” shaped layer and the substrate and between the “L-like” shaped layer and the gate structure. There is also included at least one spacer formed over the “L-like” shaped layer such that the spacer is in contact with both the first and second legs of the “L-like” shaped layer. A layer of intrinsically stressed material covers the gate structure, the at least one “L-like” shaped layer and the spacers, as well as selected areas of the substrate. The intrinsically stressed layer is in contact with and may have bonds with the first and second ends of the “L-like” shaped layer. Although different materials may be used for the intrinsically stressed layer and the “L-like” shaped layer, to assure good bonding, these layers may preferably be made of the same material. As mentioned above, for a CMOS semiconductor device, there are included both NMOS regions and PMOS regions and the described structure is present in both regions. Typically, the intrinsically stressed layer, covering the structure and the “L-like” shaped layer may be a contact-etching stop layer (CESL). The intrinsically stressed cover layer of the present invention is capable of transferring stress to the “L-like” shaped layer in addition to transferring stress through the source and drain regions to the channel region. The intrinsically stressed layer such as CESL that is used for both the “L-like” shaped layer and the cover layer may be selected to either provide intrinsically compressive stresses or intrinsically tensile stresses. The intrinsically tensile stressed layers are typically used with respect to the NMOS regions to provide tensile stress in the channel regions of the NMOS device. On the other hand, the CESL or intrinsically stressed material is chosen to have an intrinsically compressive stress when the material is to be used with respect to the PMOS devices.
The present invention is also equally suitable for use with such semiconductor devices manufactured with high-k dielectrics. Another embodiment of the invention is one of either an NMOS or a PMOS device having the “L-like” shaped layer and the other one of the devices having an offset spacer that replaces the “L-like” shaped layer.
The foregoing has outlined rather broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features and advantages of the invention will be described hereinafter, which form the subject of the claims of the invention. It should be appreciated by those skilled in the art that the conception and specific embodiment disclosed may be readily utilized as a basis for modifying or designing other structures or processes for carrying out the same purposes of the present invention. It should also be realized by those skilled in the art that such equivalent constructions do not depart from the spirit and scope of the invention as set forth in the appended claims.
For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions taken in conjunction with the accompanying drawing, in which:
The making and using of the presently preferred embodiments are discussed in detail below. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a wide variety of specific contexts. The specific embodiments discussed are merely illustrative of specific ways to make and use the invention, and do not limit the scope of the invention.
As was discussed above, “L-like” shaped regions have been used to provide stresses in the channel regions of CMOS devices. More specifically, as shown in the prior art
Referring now to
The CESL film 46 covering the gate structure 26 and substrate is a layer or film having a high mechanical tensile stress such as silicon nitride (SiN) and preferably may be the same or a material substantially similar to the material used for the “L-like” shaped layer 38. Further, since the embodiment of
Referring again to
This combined performance increase achieved by the present invention is greater than the sum of the performance increases achieved by the CESL 46 covering alone plus the performance increase achieved by the “L-like” shaped layer 38 alone. As discussed in the paper by T. Ghani, et al. the “ON” current Ion compared to the “OFF” current Ioff achieves an enhanced value of between about 10-15% by using the stressed CESL covering 46 alone. Use of the “L-like” shaped stressed layer 38 alone on the side walls of a gate structure 38 achieves an enhanced Ion to Ioff of about 5%. Thus, a summed or nominal enhancement value of between 15% and 20% (5% for “L” shaped layer plus 10%-15% for the CESL) is predictable. However, transferring additional stresses from the CESL through the “L-like” shaped layer and into the channel region by contacting or bonding the ends 48 and 50 of the legs 40 and 42 of the “L-like” shaped layer 38 to the CESL covering 46 results in an additional enhancement of about 3% or a significant total gain in the enhancement of over 28% (the 5% from the “L-like” shaped layer 38 discussed above plus an increase of about 23.6% from the CESL 46).
As will be appreciated by those skilled in the art, the NMOS device discussed above experiences enhanced performance by increasing tensile stresses in the channel regions of the device. However, compressive stresses in the channel regions of a PMOS device are desired for similar performance enhancement.
Therefore, referring to
It will be appreciated that a CMOS device incorporating the teachings of the present invention will preferably comprise one or more of the NMOS devices of
As an example only,
In a similar yet opposite manner,
Although the present invention and its advantages have been described in detail, it should be understood that various changes, substitutions and alterations can be made herein without departing from the spirit and scope of the invention as defined by the appended claims.
Moreover, the scope of the present application is not intended to be limited to the particular embodiments of the process, machine, manufacture, composition of matter, means, methods and steps described in the specification. As one of ordinary skill in the art will readily appreciate from the disclosure of the present invention, processes, machines, manufacture, compositions of matter, means, methods, or steps, presently existing or later to be developed, that perform substantially the same function or achieve substantially the same result as the corresponding embodiments described herein may be utilized according to the present invention. Accordingly, the appended claims are intended to include within their scope such processes, machines, manufacture, compositions of matter, means, methods, or steps.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US6764966 *||Feb 27, 2002||Jul 20, 2004||Advanced Micro Devices, Inc.||Spacers with a graded dielectric constant for semiconductor devices having a high-K dielectric|
|US6870179 *||Mar 31, 2003||Mar 22, 2005||Intel Corporation||Increasing stress-enhanced drive current in a MOS transistor|
|US20040113217||Dec 12, 2002||Jun 17, 2004||International Business Machines Corporation||Stress inducing spacers|
|US20040135234 *||Nov 4, 2003||Jul 15, 2004||Stmicroelectronics Sa||Semiconductor device with MOS transistors with an etch-stop layer having an improved residual stress level and method for fabricating such a semiconductor device|
|US20040235236 *||May 21, 2003||Nov 25, 2004||Thomas Hoffmann||Integrated circuit with improved channel stress properties and a method for making it|
|US20050059228 *||Sep 15, 2003||Mar 17, 2005||Haowen Bu||Integration of pre-S/D anneal selective nitride/oxide composite cap for improving transistor performance|
|US20050263825 *||Feb 15, 2005||Dec 1, 2005||Kai Frohberg||Technique for creating different mechanical stress in different channel regions by forming an etch stop layer having differently modified intrinsic stress|
|US20060017098||Jul 20, 2004||Jan 26, 2006||Doczy Mark L||Semiconductor device with a high-k gate dielectric and a metal gate electrode|
|US20060024879 *||Jul 31, 2004||Feb 2, 2006||Taiwan Semiconductor Manufacturing Co., Ltd.||Selectively strained MOSFETs to improve drive current|
|US20060079046 *||Oct 12, 2004||Apr 13, 2006||International Business Machines Corporation||Method and structure for improving cmos device reliability using combinations of insulating materials|
|US20060157750 *||Jun 30, 2005||Jul 20, 2006||Samsung Electronics Co., Ltd.||Semiconductor device having etch-resistant L-shaped spacer and fabrication method thereof|
|US20060208250||Apr 25, 2006||Sep 21, 2006||Advanced Micro Devices, Inc.||Semiconductor device based on Si-Ge with high stress liner for enhanced channel carrier mobility|
|US20080061366||Sep 11, 2006||Mar 13, 2008||United Microelectronics Corp.||Complementary metal-oxide-semiconductor device and fabricating method thereof|
|US20080258227||Apr 18, 2007||Oct 23, 2008||Taiwan Semiconductor Manufacturing Co., Ltd.||Strained spacer design for protecting high-k gate dielectric|
|1||"Thin Film Hafnium Silicate (HFSiO) Thickness and Composition Measurements by XPS," HfSiO, Hafnium Silicate High-k Dielectric, Evans Analytical Group Application Note, 2004 Charles Evans & Associates, 2 pages.|
|2||Chen, et al., "Extended Scaling of Ultrathin Gate Oxynitride toward Sub-65nm CMOS by Optimization of UV Photo-Oxidation, Soft Plasma/Thermal Nitridation & Stress Enhancement," 2004 IEEE, 2004 Symposium on VLSI Technology Digest of Technical Papers, pp. 176-177.|
|3||Ghani, T., et al., "A 90nm High Volume Manufacturing Logic Technology Featuring Novel 45nm Gate Length Strained Siicon CMOS Transistors," 2003 IEEE, IEDM, pp. 978-980.|
|4||Iwamoto, T., et al., "A Highly Manfuacturable Low Power and High Speed HfSiO CMOS FET with Dual Poly-Si Gate Electrodes," 2003 IEEE, IEDM, pp. 639-642.|
|5||Kim, Y., et al., "Conventional poly-Si gate MOS-transistors with a novel, ultra-thin Hf-oxide layer," 2003 Symposium on VLSI Technology Digests of Technical Papers, pp. 167-168.|
|6||Mehrotra, M. et al., "60nm Gate Length Dual-Vt CMOS for High Performance Applications," 2002 IEEE, 2002 Symposium on VLSI Technology Digest of Technical Papers, pp. 124-125.|
|U.S. Classification||257/635, 257/649, 257/E29.132, 257/900, 257/E29.165, 257/E29.162|
|Cooperative Classification||Y10S257/90, H01L21/823864, H01L29/6656, H01L21/823807, H01L29/7843, H01L29/7833|
|European Classification||H01L21/8238C, H01L21/8238S, H01L29/78F, H01L29/66M6T6F10, H01L29/78R2|
|Jun 29, 2005||AS||Assignment|
Owner name: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD., TAIW
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:CHEN, SHANG-CHIH;HUANG, SHIH-HSIENG;WANG, CHIH-HAO;REEL/FRAME:016742/0367
Effective date: 20050629
|Apr 9, 2014||FPAY||Fee payment|
Year of fee payment: 4