|Publication number||US7839685 B2|
|Application number||US 12/572,098|
|Publication date||Nov 23, 2010|
|Priority date||May 20, 1992|
|Also published as||US5657332, US6049899, US7437631, US7548461, US7616484, US20040237010, US20050058008, US20050083726, US20100020616|
|Publication number||12572098, 572098, US 7839685 B2, US 7839685B2, US-B2-7839685, US7839685 B2, US7839685B2|
|Inventors||Daniel L. Auclair, Jeffrey Craig, John S. Mangan, Robert D. Norman, Daniel C. Guterman, Sanjay Mehrotra|
|Original Assignee||Sandisk Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (126), Non-Patent Citations (11), Referenced by (20), Classifications (27), Legal Events (2)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a continuation of application Ser. No. 10/974,366, filed Oct. 26, 2004, now U.S. Pat. No. 7,616,484 which is a continuation of application Ser. No. 08/908,265, filed Aug. 7, 1997, now abandoned which is a continuation of application Ser. No. 08/406,677, filed Mar. 20, 1995, now U.S. Pat. No. 5,657,332, which is a divisional of application Ser. No. 07/886,030, filed May 20, 1992, now abandoned, which applications are incorporated herein in their entirety by this reference.
This invention relates generally to error handling in semiconductor memories. In one specific aspect, this invention relates to improving the reliability of memory devices. In another specific aspect, this invention is related to continual detection and correction of potential data errors in memories such EEPROM or Flash EEPROM.
While mass data backup storage in data processing systems has so far relied on magnetic disk drives, the relatively high failure rate of these devices, their fragility, bulkiness and high power consumption (all the results of the devices' heavy dependence upon high precision moving mechanical parts) have led the industry to seek replacements therefor.
One of the heavily pursued candidates is semiconductor memory. While several types of semiconductor memories exist, not all of them can feasibly be used for mass storage of data. For example, random access memory (RAM), being a volatile memory requiring constant supply of electrical power to maintain its memory, is more suitable to be used as temporary working storage and not for mass data backup. And while read only memory (ROM) programmable read only memory (PROM) and ultra-violet programmable read only memory (UVPROM) are non-volatile, the impossibility, or difficulties, in altering their contents have rendered these memories unsuitable for backup mass data storage.
Recently, an interest has been developed in using electrically erasable programmable read only memory (EEPROM) and Flash EEPROM for mass data storage.
EEPROM and Flash EEPROM, and the implementation thereof to serve as mass storage and replace magnetic disk drives, are disclosed in pending U.S. Pat. No. 337,566 of Harari et al., filed Apr. 13, 1989, and co-pending U.S. Pat. No. 422,949 of Gross et al., filed Oct. 17, 1989, both of which have the same assignee as the present application.
Essentially, EEPROM or Flash EEPROM are field effect transistors each with an additional polysilicon region generally referred to as the floating gate. Data is “memorized” through confinement of predefined amounts of electric charge in this floating gate.
The electric charge are transferred to the floating gate from the substrate through a dielectric region. They affect the conductivity of the source-drain channel and the threshold voltage of the field effect transistor. Physically, the differences in threshold voltages and the differences in the source-drain currents, due to the confinement of different amounts of electric charge in the floating gates, can then be used to define different logic states (e.g. “0”, “1”, . . . ). Demarcation threshold voltage levels may be used to demarcate between the different logic states. For example, a “0” or “1” state would respectively have a programmed threshold voltage level less than or greater than the demarcation threshold voltage level between these two states.
Thus each memory cell is capable of supporting a range of threshold voltage levels within a “threshold window” spanned by a maximum and minimum programmable threshold voltage level. Schematically, the threshold window may be partitioned into threshold voltage domains, each representing a memory state. Each domain may be defined by a pair of demarcation threshold voltage levels. In practice, a given memory state is represented by programming a threshold voltage level well within its corresponding domain, preferably located in the middle, with equal margins on either side of the pair of demarcation levels.
Traditionally, EEPROM and Flash EEPROM are used in applications where semi-permanent storage of data or program is required but with limited reprogramming. But as EEPROM and Flash EEPROM are now intended to replace magnetic disks, a new requirement surfaces—the requirement to maintain reliability and availability with increased program/erase cycles.
As with most devices, EEPROM and Flash EEPROM are susceptible to defects and failures. One consequence is the occurrence of soft errors caused by the gradual shifting of the threshold level of the memory states. The shifting of the threshold level is partly due to ambient conditions and mostly due to stress from normal operations of the memory device such as erase, program or read. As discussed earlier, a cell's threshold level is typically programmed with a margin from the demarcation levels. When the threshold level is shifted from its programmed level, the reliability of reading the intended memory state may be compromised. These soft errors, in their initial stages, are not severe enough to be readily detected during normal operations of the memory device. However, if the shifting is allowed to continue beyond the error margin allowed by the normal read circuit, the soft errors will eventually develop into hard errors and produce read errors. In that event, the hard errors may be corrected by some sort of error correction scheme such as an error correction code (ECC), and the cells in question may be mapped out. However, if too many hard errors had developed at the same time, the errors may be uncorrectable because they overload the capacity of the error correction scheme used. Thus, the capacity of the memory device may gradually be decimated, and worse still, possible uncorrectable errors can render the memory device unreliable.
The above identified failures are unfamiliar to engineers and scientists working on other semiconductor memories. For example, whereas DRAM may also suffer from failures due to charge leakage, such leakage is predominantly the result of bombardment by alpha particles. Thus, DRAM failures are instantaneous, unpredictable, random and independent of the program/erase circles. On the other hand, EEPROM failures are generally gradual, predictable and depend upon the number of times a memory is erased and programmed. Moreover, whereas DRAM failures are isolated, EEPROM failures are aggregative, as a group of cells may be subjected to repeated memory operations. When failures occur in aggregate, they may overload known error correction schemes.
The different characteristics of the failures between DRAM and EEPROM thus demand prevention techniques that are completely different from those available to DRAM designers.
Co-pending U.S. Pat. No. 337,566 of Harari et al. discloses a scheme of detecting and handling errors “on-the-fly” by verifying each memory operation, such as read, program or erase, after its has been performed. A verification failure indicates a defective cell, and the address of a defective cell is re-mapped the address of a good one. Similarly co-pending U.S. Pat. No. 422,949 of Gross et al. discloses a scheme of detecting and handling errors “on-the-fly.”
These error detection schemes are based on detecting errors cell-by-cell, by sensing abnormal read, program or erase operating conditions of the memory devices. However, they are not effective in preventing soft errors which may later deteriorate into catastrophic errors. For example, a small voltage drop caused by a soft error may escape detection by the schemes disclosed in these co-pending applications because it is still within the margin of error allowed by the read, program or erase operations. But a group of cells may continue to deteriorate until they cross the margin of errors together. At that point, remedies may be unavailable.
What is needed is an error correction scheme that is capable of preventing and correcting mass data deteriorations.
Accordingly, it is an object of the invention to provide a Flash EEPROM or EEPROM device with improved reliability.
It is another object of the invention to provide a Flash EEPROM or EEPROM device capable of detecting and correcting potential errors during the lifetime of the device.
It is yet another object of the invention to provide a Flash EEPROM or EEPROM device capable of recovering data from read errors which may not be correctable by available error correction schemes.
These and additional objects are accomplished by improvements in solid-state memory systems such as EEPROM and Flash EEPROM systems and in techniques that allow simple and effective handling of errors and defects, so that non-volatile, solid-state memory, even if imperfect, may be used reliably and economically as a mass storage.
In an EEPROM cell capable of storing two or more memory states by virtue of its programmed threshold voltage, any two adjacent memory states such as “0” and “1” may be distinguished by whether or not the programmed threshold voltage level is below or above a corresponding pair of demarcation voltage levels. One important aspect of the invention is the continual monitoring and correction of the memory cells' threshold voltage levels, in recognition of their tendency to shift and possibly converge towards the demarcation voltage levels during normal operations of the memory. In other words, the nature of the EEPROM or Flash EEPROM devices is such that the threshold window spanned by the minimum and maximum threshold voltage levels tends to close with use, and the invention provides a dynamic scheme for resisting this trend by resetting the shifted threshold levels to their original intended levels.
Under normal operation, a two-state memory cell, for example, is erased with sufficient margin below a demarcation threshold voltage level to a hard “0” or programmed with sufficient margin above the demarcation voltage level to a hard “1”. As the memory device is used, the threshold level of a cell not subjected to erase or program operations may lose margin, thereby producing a soft error not readily detectable by normal operations of the device. The invention provides a scheme for continually “scrubbing” the sectors in the array to maintain all cells within the proper margins. When a sector is scrubbed, its cells are tested to determine if their margins are maintained, and if not, they are rewritten with the proper margins.
An important mechanism for occurrence of soft errors is due to normal operations in one area of the memory device creating perturbations in other areas. The perturbation may cause electric charge to leak either into or out of the floating gate of the perturbed cells, again resulting in a shifting of the programmed threshold voltage levels. If enough of these perturbations accumulate on a cell, a hard error could develop.
In one embodiment, the scrubbing scheme is applied to a memory array that is organized into a plurality of independently erasable and programmable sectors of memory cells, wherein operations such as programming on one or a group of sectors may disturb or shift the threshold levels in cells of other sectors in the array. The invention calls for the “scrubbing” of at least one of the other sectors every time after it has been subjected to a predefined number of potentially disturbing operations. In this way statistically, no sector in the array will likely be exposed to such potential disturbances more than a predetermined number of times, even if it never had occasion to be erased or programmed. This is because it will eventually be visited by the scrubbing treatment which checks the cells of the sector for proper margining and rejuvenate them by re-writing the data with a proper margin if required.
When the disturbing operation is a writs operation, the scrubbing operation is applied to a memory array after a predefined number of write operations performed on a portion of that array. Preferably one or more sectors other than ones that have been just written are scrubbed.
When the disturbing operation is a read operation, the scrubbing operation is applied to a memory array after a predefined number of read operations performed on that array Either the sector that has been read or another randomly chosen sector is scrubbed.
The “scrubbing” technique as prescribed by the invention is a very powerful, yet simple way to improve the reliability and extend the life-expectancy of the EEPROM or Flash EEPROM devices. By “amortizing” the scrubbing operation of the whole array over many normal operations, the memory device suffers very little degradation in performance.
According to another aspect of the invention, a read margining technique is used to recover data in a set of cells where the number of hard errors exceeds the capacity of the available error correction means. This applies to the case where the threshold levels of a number of cells in the set have shifted too close to or beyond the demarcation threshold voltage level that the original states can no longer be read correctly. These hard errors become unrecoverable when their number exceeds that which could be corrected by the error correction code (ECC) implemented for the set. The read margining technique calls for a trial and error process of reading the set of cells in question each time with a repositioned demarcation threshold voltage level displaced about the normal level in both directions until the number of hard errors is reduced sufficiently for ECC to effect recovery of data.
Additional objects, features and advantages of the present invention will be understood from the following description of the preferred embodiments, which description should be taken in conjunction with the accompanying drawings.
The memory cell 10 is programmed by transferring electrons from the substrate 30 to the floating gate 12. In the example cell of
The amount of electric charge stored in the floating gate 12 can be detected by sensing the change of the threshold voltage, which increases with the amount of electric charge on the floating gate 12. Depending on the characteristics of the memory cells and system, a range of threshold voltage levels is possible, defining a threshold window spanned by a maximum and a minimum level. Thus, it is possible to partition the threshold window into two or more portions with demarcation threshold voltage levels and to define two or more memory states. Multi-state EEPROM devices have been disclosed in co-pending U.S. Pat. No. 508,273 Of Mehrotra et al., filed Apr. 11, 1990, which is incorporated herein by reference.
For the purpose of discussion and illustration, reference will hereinafter be made to a two-state memory cell. However, it should be understood that generalization to more than two states are equally applicable and contemplated.
As an example, a memory cell may have a threshold window ranging from 1V to 9V. A demarcation threshold voltage level of 5V may be used to demarcate between “0” and “1” states in a two-state memory cell. Generally, a good “0” state may have been erased to a threshold voltage of 3V with adequate margin to spare. Similarly a good “1” state may have been programmed to a threshold voltage of at least 6V.
The detection can be performed by measuring the source-drain current IDS between the source 14 and the drain 16 in the presence of a reference or predefined voltage applied to the control gate 18. If a potential difference is applied between the source 14 and the drain 16 when a 5V is applied to the control gate 18, the drain-source current IDS will be higher when the cell 10 is in the “erased” state than when it is in the “programmed” state.
The various aspects of the present invention are typically applied to an array of flash EEPROM cells in an integrated circuit chip.
An erase line, such as E1, E2 is connected to the erase gate of each cell in a row. In flash EEPROM devices, the erase gates of a sector (to be described hereinafter) of several rows of cells are typically connected in common so they can be erased together “in a flash”.
As a specific example, a row of cells provides 16×8 bytes, or 128 bytes of data. Extra cells are redundantly provided for re-mapping in case certain cells become defective.
In a memory array organized into a column of flash erasable sectors of memory cells, a problem which may be termed “program disturb” can be the mechanism for creating soft errors. The memory array is a two dimensional matrix of memory cells, where each flash sector is formed by one or more rows of cells and the source and drain of each cell down a column is respectively interconnected by a bit line. Thus, the same set of bit lines run through all the column of sectors. To program a cell, a voltage must be applied across its drain and source through the bit lines. At the same time, the cell must also be activated by a voltage to its control gate. For example, the column containing the cell is enabled by having its drain line raised to a high voltage of 8 volt relative to its drain line. The cell to be programmed is addressed by applying 12 volt pulses to its word line. Other cells within the same column are not addressed since their word line is at zero potential; nevertheless they may be affected by the program operation of the addressed cell because of the high voltage on the common drain line. This may induce electric charge leakage in these non-addressed cells, resulting in either a gain or loss of electric charge in their floating gates depending on the electrical mechanism.
In a memory array consisting of a column of independently erasable and programmable sectors, the effect of “program disturb” is to create soft errors by shifting the threshold voltage levels of the cells in other sectors not being programmed. This effect is cumulative, and will eventually result in the soft errors developing into hard errors. It has been estimated that after about 106 to 107 such disturbances, a memory cell may develop a hard error. In a sector, the hard errors that develop and which cause data to be misread may initially be corrected by ECC, but as more of them developed, they may become uncorrectable as the capacity of ECC is exceeded.
In the case of conventional Flash EEPROM, the whole array is flash erased and programmed every cycle. Any area of the array is at most disturbed once before it is re-programmed and consequently “program disturb” is not a major concern.
The memory device 141 shown in
The commands, addresses and data are received by a protocol logic 205 with the memory device 141. The protocol logic 205 decodes a command into control signals 345, including a program signal, a erase signal (E) and a read signal (R). In accordance with the present invention, a “program verify (PV)” signal, a “program read high (PRH)” signal, a program read low (PRL) signal, a “scrub read high (SRH)” signal and a scrub read low (SRL) are generated along with the program signal from the program command. Also in accordance with the present invention an “erase verify (EV)” signal is generated along with a erase signal from an erase command.
In one embodiment, a plurality of voltage sources 245 are received by the memory device 141 from the memory controller. The voltage sources are sent to the power control unit 207. The power control unit 207 also receives the control signals identified in the previous paragraph from the protocol logic 205.
In response to the control signals from the protocol logic 205, appropriate ones 346 of these voltages is output from the power control unit 207 for use in a specific memory operations. These voltages include: read voltage (VR) which is enabled by the read control signal (R), a program verify voltage (VPV) which is enabled by the program verify (PV) signal, a program read high voltage (VPRH) which is enabled by the program read high (PRH) signal, a program read low-voltage (VPRL) which is enable by the program read (PRL) signal, a scrub read high voltage (VSRH) which is enabled by the scrub read high (SRH) signal, a scrub read low voltage (VSRL) which is enabled by the scrub read low (SRL) signal and an erase verify voltage (VEV) which is enabled by the erase verify (EV).
Data received from the memory controller 133 for a program operation are gated into a write circuit 211. A buffer is provided within the write circuit 211 for storing the incoming data so that it can be used during the program operation, as well as for verifying that the data have successfully been programmed into the memory array 201, as will be described hereinafter.
The data stored in the memory array 201 are retrieved by a read circuit 213 during a read operation or during one of the verify operations performed after a program operation, as will be described hereinafter. Data read from the memory array 201 are stored in a shift register 219 so that they can be sent out to the memory controller 133.
A compare circuit 217 is provided in the memory device 141. This compare circuit 217 can be used, during a verify operation, for comparing the data sent from the memory controller 133 to be programmed into the memory 201 (which has been stored in the buffer of the write circuit 211) with the data that have actually been stored into the memory array 201 for the program operation.
An erase circuit 215 is provided in the memory device 141. This erase circuit 215 receives a erase signal from the protocol logic 205 and generates the erase voltage to the erase lines of the addressed array of cells in the memory array 141.
Addresses received from the memory controller 133 are decoded into word address signals which are gated into a sector/row tag latch 223 and column address signals which are gated into a column decode 224. During operation of the memory device 141, the sector/row tag latch 223 and the column decode 224 operate to connect the voltages coming out of the power control 207 to the proper word lines and bit lines of the memory array 201.
For example, during a read or program operation, the control gate voltage VCG is connected to the word line of the addressed cell. At the same time, source voltage VS and drain voltage VD are individually connected to the source line and drain line of the addressed cell(s). Similarly, in erase operations, the erase voltage VEG, is connected to the erase lines of the addressed cell(s).
In read operations and in verify operations following a program operation, the memory state of an addressed cell is read by sensing the conduction current IDS through its source and drain when a predefined VCG is applied to the control gate. The drain current is sensed by sense amplifier in the read circuit 213.
The functions in the memory controller 133 may be implemented either by hardware or by software stored in a memory within a memory control logic 401, to be executed by the logic 401 in appropriate times. In addition to these functions, the controller 133 also has means 405 for providing various voltages required for the operations of the memory device 141.
In one embodiment, all voltages needed by the memory devices 141 for the different operations are generated by the memory controller 133. In another embodiment, only a subset of these voltages are sent to the memory device 141, and other voltages needed for particular operations are generated by the memory device internally, using the voltage received from the memory controller 133.
During a read operation, incoming data from the memory device 141 are stored in the buffer memory 413 within the controller 133. While the data are being received, the ECC logic 416 is activated. The ECC logic 416 operates to calculate an error correction code for the data received. When the data is completely received into the buffer 413, the ECC logic 416 will compare the ECC stored along with the retrieved data against the calculated ECC. If an ECC error is detected, appropriate actions will be taken; and the corrected data will be sent to the host computer system.
As previously disclosed, the source terminal of the memory cell 601 is connected to a source bit line 603 and the drain terminal is connected to a drain bit line 604. The drain bit line 604 is also connected to one input of a comparator 605. The other input of the comparator 605 is connected to the output of a reference cell 606. The function of the reference cell 606 is described in the co-pending U.S. Pat. No. 508,273 of Mehrotra et al., incorporated herein by reference earlier.
The reference cell 606 generates a reference current IREF to the comparator 605 for comparing the source current from the memory cell 601. In reading the memory cell 601, the drain bit line 604 will be pre-charged to provide 1.5 volts across the source and drain of the memory cell 601.
Depending upon the operations to be performed, different voltages are applied to the control gate of the memory cell 601. However, the drain-source current IDS will be higher when the cell 601 is in the “erased” state than when it is in the “programmed” state. The IREF is set at a point between the two levels of IDS. Thus, when the cell 601 is “0” or “erased”, a first voltage signal will be output from the comparator 605 because IDS is greater than IREF. And when the cell 601 is “1”, a second, different voltage signal will be output from the comparator 605 because IDS is smaller than IREF.
In accordance with this invention, different voltages are applied to the control gate for different operations. For example, for a normal read operation, VR (which is 5 volt in the preferred embodiment), is applied. After the memory cell 601 has been programmed, a program verify operation is performed to read the content of the memory cell just programmed. However the voltage VPV for this operation is different from the voltage used in a normal read operation.
Program “1” Verify Margining
For example, the voltage used in the program verify operation may be higher than the voltage used during a normal read operation. As the negative electric charge in the floating gate operates to oppose the voltage at the control gate, if sufficient negative electric charges are forced into the floating gate so that even a higher voltage can still be opposed, sufficient additional margin can therefore be considered to have been provided in the program operation. By using a more stringent condition in the verify operation than in the normal read operation, reliability of the memory is improved.
Erase “0” Verify Margining
Similar verification is performed after an erase operation. This verify operation is performed to ensure that a cell has indeed been erased to “0” with sufficient additional margin for improved reliability. The voltage used for this verifying operation is again more stringent, this time, with a control gate voltage less than the voltage value used in a normal read operation.
Read “0” and “1” Margining
To further improve the reliability of the memory system, in addition to the erase and program verify operations, a read margining operation is performed on the sector of cells after it has been written to verify both “0” and “1”.
The read margining operation reads the cells to verify that all “1” and all “0” data have indeed been written into the sector of memory cells 601 with sufficient margin to pass when they are read with control gate voltages more stringent than the voltage used in a normal read operation.
Automatic Soft Error Detection and Correction (Scrubbing)
As explained earlier, the column of sectors in the memory array share the same bit lines and consequently programming of one sector may disturb the other sectors within the array. To still further improve the reliability of the memory system against such disturbance, after a predetermined number of program operations on a selected set of sectors, a scrub operation will in general be performed on a different set of sectors in the memory array. The scrub operation uses a control gate voltage that is again different than the control gate voltage used in a normal read operation to insure sufficient extra margin, thereby providing failure look-ahead. The scrub operation assures that the program operation on the selected set of sectors has not adversely affected other sectors of the memory. If a sector fails this scrub margin check, the data within the sector is rewritten back to that sector with full write margin levels, with the option of mapping failed bits.
In the preferred embodiment, the scrub operation would read one sector of cells if less than eight sectors are programmed in a program operation. If more than eight sectors but less than sixteen sectors are programmed, two sectors of cells would be read in the scrub operation. In general, for each eight sectors of cells programmed, one additional sector would be subjected to the scrub operation.
In step 701, the addressed cells are erased, by applying a pulse of voltage VE to their erase gates, as disclosed in co-pending U.S. Pat. No. 670,246 filed Mar. 15, 1991 by Harari et al.
After the erase operation, an erase verify operation is performed in step 702. In this erase verify operation 702, a voltage VEV is applied to the control gates of the cells while the data is read. If, in step 703, all the erased cells are indeed “0” even with VEV as the control gate voltage, the erase operation is considered to be successful and the operation terminates at step 704. Otherwise the erase operation will be retried in step 701, unless enough number of retries have already been performed, as determined in step 705, in which case the memory cells will be considered unsalvageable and a defect management step will be performed in step 706. In the defect management step, the failing memory cells may, for example, be mapped out, and the logical addresses of those cells re-mapped into a set of redundant cells. Defect management has been variously disclosed in co-pending U.S. Pat. No. 337,566 of Harari et al., U.S. Pat. No. 422,949 of Gross et al. and co-pending U.S. Pat. No. 670,246 of Harari et al., all of which have earlier been incorporated herein by reference.
In step 801, the memory cells are programmed. As previously described, for cells which are to be programmed with a “1”, a 12 volt pulse is applied to their word lines and 0 volt is applied to the source line and 8 volt is applied to the drain line.
Upon termination of the programming step 801, a program verify operation 802 is initiated. In the program verify operation 802, the cells are read with a voltage VPV applied to their control gates. A check is then performed to see if all the cells are written correctly under such control gate voltage.
The check can be performed within the memory device 141 (see
If the data are read correctly, as shown in step 803, even with VPV applied at the control gate, a program verify 802 operation is considered to have performed successfully. (In the preferred embodiment, VPV is higher then the voltage value for a normal read operation, and therefore only “1”'s are actually tolerance-tested.) If, on the other hand, the program verify operation 802 fails, step 803 will cause the program operation to be retried, unless enough retry operations (as determined in step 809) have been performed. In that case, the cell is deemed unprogrammable and defective, and a defection management (step 810) similar to step 706 of
In steps 804-807, a read margining operation is performed on the memory cells. The read margining operation are subdivided into two sub-operations 804 and 806. In the first sub-operations, the control gate voltage is set to VPRH (which, in the preferred embodiment, is higher than the voltage value for a normal read operation) and the data is read and compared with the actual data (as described above). This sub-operation is performed to re-verify that all “1”s are programmed properly. In the second sub-operation, a voltage VPRL, lower than the normal read voltage is used. This sub-operation is performed to re-verify that all “0”s are performed correctly. This is done to insure that no disturbs occurred to previously written bits within a sector while writing subsequent bits within that sector.
In the preferred embodiment, if one of the two sub-operations fails (steps 805 and 807), the defect management operation will be performed.
To further improve reliability of the memory system, a scrub operation is performed in step 808 after a write operation.
In a scrub operation, generally a different sector of cells sharing common bit lines as the sector of cells involved in a program operation, are tested. The sector to be tested may be chosen randomly. In step 901, a control gate voltage VSH, which is higher than the voltage for a normal read operation, is applied. The cells are read in step 902 to see if there is any error as determined by the ECC check. Steps 901 and 902 are performed to verify that the “1”s in the chosen sector of cells are unaffected by the program operation.
In step 903, the scrub operation is performed again on that chosen sector, with a control gate voltage VSL lower than that for a normal read operation. The cells are read in step 904 to see if there is any error as determined by the ECC check. Steps 903 and 904 are performed to verify that the “0”s in the chosen sector of cells are unaffected by the program operation.
In the scrub operation, since the actual data does not reside in the buffer of the write circuit 211 of
If the scrub operation for the sector(s) being scrubbed fails, then a rewrite operation 905 will be performed thereon to reprogram the sector(s). The steps of this program operation follows the procedure set forth in
The relative levels of the different voltages used for different operations in the preferred embodiment are illustrated in
Additionally, a scrub during read implementation of the present invention, analogous to the scrub during write provides still further reliability improvement. In this embodiment, a read under margin to either the selected sector to be read, or another sector, which may be chosen randomly, is performed periodically, for example following every 1000 reads as well as at initial power up. If the sector passes the scrub margin reads, no action is taken, while if it fails, the data is corrected and rewritten. This provides failure look-ahead, prior to failing read under the normal operation, adding additional reliability to the memory.
Data Recovery Using Margining
The ability to provide different control gate voltages in conjunction with ECC implementation is advantageously used in the preferred embodiment to further increase the endurance and reliability of the memory system.
If during a normal read operation, an uncorrectable ECC error is detected, under memory systems heretofore known, the data would be considered unusable. In accordance with the present invention, the control gate voltage can be adjusted either upward or downward in small steps about the normal voltage and the data is re-read. If, at a particular adjusted voltage, the ECC error disappears or becomes correctable, the corresponding data can then be recovered. The recovered data is then written back into the cells so that it can be read in future using normal operating conditions.
While the embodiments of this invention that have been described are the preferred implementations, those skilled in the art will understand that variations thereof may also be possible. Therefore, the invention is entitled to protection within the full scope of the appended claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4139911||Mar 13, 1978||Feb 13, 1979||Westinghouse Electric Corp.||High speed sense circuit for semiconductor memories|
|US4218764||Oct 3, 1978||Aug 19, 1980||Matsushita Electric Industrial Co., Ltd.||Non-volatile memory refresh control circuit|
|US4253059||May 14, 1979||Feb 24, 1981||Fairchild Camera & Instrument Corp.||EPROM Reliability test circuit|
|US4460982||May 20, 1982||Jul 17, 1984||Intel Corporation||Intelligent electrically programmable and electrically erasable ROM|
|US4612630||Jul 27, 1984||Sep 16, 1986||Harris Corporation||EEPROM margin testing design|
|US4694454||Jul 29, 1985||Sep 15, 1987||Hitachi, Ltd.||Dynamic memory diagnosis and error correction apparatus|
|US4703196||Aug 8, 1985||Oct 27, 1987||Fujitsu Limited||High voltage precharging circuit|
|US4703453||Feb 15, 1983||Oct 27, 1987||Hitachi, Ltd.||Semiconductor memory with an improved dummy cell arrangement and with a built-in error correcting code circuit|
|US4733394||Apr 23, 1986||Mar 22, 1988||Deutsche Itt Industries Gmbh||Electrically programmable semiconductor memory showing redundance|
|US4763305||Nov 27, 1985||Aug 9, 1988||Motorola, Inc.||Intelligent write in an EEPROM with data and erase check|
|US4779272||Oct 27, 1986||Oct 18, 1988||Mitsubishi Denki Kabushiki Kaisha||Testable variable-threshold non-volatile semiconductor memory|
|US4799195||Mar 4, 1988||Jan 17, 1989||Kabushiki Kaisha Toshiba||Semiconductor memory device with a sense amplifier|
|US4809231||Nov 12, 1987||Feb 28, 1989||Motorola, Inc.||Method and apparatus for post-packaging testing of one-time programmable memories|
|US4827450||Jul 13, 1988||May 2, 1989||Sgs-Thomson Microelectronics S.A.||Integrated circuit with memory comprising a fraud-prevention device|
|US4937787||Jun 27, 1988||Jun 26, 1990||Nec Corporation||Programmable read only memory with means for discharging bit line before program verifying operation|
|US4962322||Oct 25, 1989||Oct 9, 1990||Texas Instruments Incorporated||Nonvolatible capacitor random access memory|
|US4964079||Apr 24, 1989||Oct 16, 1990||Sgs-Thomson Microelectronics||Electrically programmable memory with several information bits per cell|
|US4975883||Mar 29, 1990||Dec 4, 1990||Intel Corporation||Method and apparatus for preventing the erasure and programming of a nonvolatile memory|
|US4980859||Apr 7, 1989||Dec 25, 1990||Xicor, Inc.||NOVRAM cell using two differential decouplable nonvolatile memory elements|
|US5043940||Jul 17, 1989||Aug 27, 1991||Eliyahou Harari||Flash EEPROM memory systems having multistate storage cells|
|US5052002||Aug 20, 1990||Sep 24, 1991||Oki Electric Industry Co., Ltd.||Method of detecting and indicating errors in a memory device|
|US5065364||Sep 15, 1989||Nov 12, 1991||Intel Corporation||Apparatus for providing block erasing in a flash EPROM|
|US5070032||Mar 15, 1989||Dec 3, 1991||Sundisk Corporation||Method of making dense flash eeprom semiconductor memory structures|
|US5095344||Jun 8, 1988||Mar 10, 1992||Eliyahou Harari||Highly compact eprom and flash eeprom devices|
|US5119330||Mar 26, 1990||Jun 2, 1992||Oki Electric Industry Co, Ltd.||Nonvolatile memory system for multiple value storing|
|US5122985||Apr 16, 1990||Jun 16, 1992||Giovani Santin||Circuit and method for erasing eeprom memory arrays to prevent over-erased cells|
|US5132928||Mar 30, 1990||Jul 21, 1992||Mitsubishi Denki Kabushiki Kaisha||Divided word line type non-volatile semiconductor memory device|
|US5132935||Apr 16, 1990||Jul 21, 1992||Ashmore Jr Benjamin H||Erasure of eeprom memory arrays to prevent over-erased cells|
|US5151906||May 2, 1990||Sep 29, 1992||Rohm Co., Ltd.||Semiconductor memory device having self-correcting function|
|US5157629||Apr 10, 1989||Oct 20, 1992||Hitachi, Ltd.||Selective application of voltages for testing storage cells in semiconductor memory arrangements|
|US5172338||Apr 11, 1990||Dec 15, 1992||Sundisk Corporation||Multi-state EEprom read and write circuits and techniques|
|US5172339||Aug 21, 1990||Dec 15, 1992||Mitsubishi Denki Kabushiki Kaisha||Semiconductor memory device having error checking and correcting circuit and operating method therefor|
|US5200922||Oct 24, 1990||Apr 6, 1993||Rao Kameswara K||Redundancy circuit for high speed EPROM and flash memory devices|
|US5200959||Oct 17, 1989||Apr 6, 1993||Sundisk Corporation||Device and method for defect handling in semi-conductor memory|
|US5239505||Dec 28, 1990||Aug 24, 1993||Intel Corporation||Floating gate non-volatile memory with blocks and memory refresh|
|US5262984||Jul 28, 1989||Nov 16, 1993||Mitsubishi Denki Kabushiki Kaisha||Non-volatile memory device capable of storing multi-state data|
|US5263032||Jun 27, 1991||Nov 16, 1993||Digital Equipment Corporation||Computer system operation with corrected read data function|
|US5270551||Feb 13, 1991||Dec 14, 1993||Hitachi, Ltd.||Method of and apparatus for protecting electronic circuit against radiation|
|US5270979||Mar 15, 1991||Dec 14, 1993||Sundisk Corporation||Method for optimum erasing of EEPROM|
|US5278794||Oct 14, 1992||Jan 11, 1994||Kabushiki Kaisha Toshiba||NAND-cell type electrically erasable and programmable read-only memory with redundancy circuit|
|US5313421||Jan 14, 1992||May 17, 1994||Sundisk Corporation||EEPROM with split gate source side injection|
|US5313427||Sep 20, 1991||May 17, 1994||Texas Instruments Incorporated||EEPROM array with narrow margin of voltage thresholds after erase|
|US5315541||Jul 24, 1992||May 24, 1994||Sundisk Corporation||Segmented column memory array|
|US5321655||Aug 24, 1993||Jun 14, 1994||Kabushiki Kaisha Toshiba||Semiconductor memory device|
|US5327383||Apr 21, 1992||Jul 5, 1994||Intel Corporation||Method and circuitry for erasing a nonvolatile semiconductor memory incorporating row redundancy|
|US5335198||May 6, 1993||Aug 2, 1994||Advanced Micro Devices, Inc.||Flash EEPROM array with high endurance|
|US5341334||Sep 1, 1993||Aug 23, 1994||Kabushiki Kaisha Toshiba||Level shifter circuit constituted of E and I type transistors and an EEPROM using the same|
|US5343063||Dec 18, 1990||Aug 30, 1994||Sundisk Corporation||Dense vertical programmable read only memory cell structure and processes for making them|
|US5347489||Apr 21, 1992||Sep 13, 1994||Intel Corporation||Method and circuitry for preconditioning shorted rows in a nonvolatile semiconductor memory incorporating row redundancy|
|US5365486||Dec 16, 1992||Nov 15, 1994||Texas Instruments Incorporated||Method and circuitry for refreshing a flash electrically erasable, programmable read only memory|
|US5377147||Aug 11, 1993||Dec 27, 1994||Intel Corporation||Method and circuitry for preconditioning shorted rows in a nonvolatile semiconductor memory incorporating row redundancy|
|US5394359||Sep 14, 1992||Feb 28, 1995||Gemplus Card International||MOS integrated circuit with adjustable threshold voltage|
|US5404485||Mar 8, 1993||Apr 4, 1995||M-Systems Flash Disk Pioneers Ltd.||Flash file system|
|US5450363||Jun 2, 1994||Sep 12, 1995||Intel Corporation||Gray coding for a multilevel cell memory system|
|US5465236||Aug 23, 1994||Nov 7, 1995||Kabushiki Kaisha Toshiba||Nonvolatile semiconductor memory system with a plurality of erase blocks|
|US5475693||Dec 27, 1994||Dec 12, 1995||Intel Corporation||Error management processes for flash EEPROM memory arrays|
|US5504760||Nov 8, 1993||Apr 2, 1996||Sandisk Corporation||Mixed data encoding EEPROM system|
|US5523972||Jun 2, 1994||Jun 4, 1996||Intel Corporation||Method and apparatus for verifying the programming of multi-level flash EEPROM memory|
|US5532962||Mar 21, 1995||Jul 2, 1996||Sandisk Corporation||Soft errors handling in EEPROM devices|
|US5570315||Sep 21, 1994||Oct 29, 1996||Kabushiki Kaisha Toshiba||Multi-state EEPROM having write-verify control circuit|
|US5583812||Feb 16, 1995||Dec 10, 1996||Harari; Eliyahou||Flash EEPROM system cell array with more than two storage states per memory cell|
|US5621682||Dec 28, 1994||Apr 15, 1997||Kabushiki Kaisha Toshiba||Memory system|
|US5648934||Feb 5, 1996||Jul 15, 1997||Micron Technology, Inc.||On-chip memory redundancy circuitry for programmable non-volatile memories, and methods for programming same|
|US5652720||Dec 18, 1995||Jul 29, 1997||Sgs-Thomson Microelectronics S.A.||Electrically programmable memory with improved retention of data and a method of writing data in said memory|
|US5657332||Mar 20, 1995||Aug 12, 1997||Sandisk Corporation||Soft errors handling in EEPROM devices|
|US5661053||May 25, 1994||Aug 26, 1997||Sandisk Corporation||Method of making dense flash EEPROM cell array and peripheral supporting circuits formed in deposited field oxide with the use of spacers|
|US5675537||Aug 22, 1996||Oct 7, 1997||Advanced Micro Devices, Inc.||Erase method for page mode multiple bits-per-cell flash EEPROM|
|US5689465||Aug 26, 1996||Nov 18, 1997||Texas Instruments Incorporated||Semiconductor memory device and defective memory cell correction circuit|
|US5699297||May 29, 1996||Dec 16, 1997||Kabushiki Kaisha Toshiba||Method of rewriting data in a microprocessor additionally provided with a flash memory|
|US5703506||Dec 26, 1995||Dec 30, 1997||Motorola||Signal processing method|
|US5712815||Apr 22, 1996||Jan 27, 1998||Advanced Micro Devices, Inc.||Multiple bits per-cell flash EEPROM capable of concurrently programming and verifying memory cells and reference cells|
|US5715193||May 23, 1996||Feb 3, 1998||Micron Quantum Devices, Inc.||Flash memory system and method for monitoring the disturb effect on memory cell blocks due to high voltage conditions of other memory cell blocks|
|US5717632||Nov 27, 1996||Feb 10, 1998||Advanced Micro Devices, Inc.||Apparatus and method for multiple-level storage in non-volatile memories|
|US5751639||Jan 19, 1996||May 12, 1998||Kabushiki Kaisha Toshiba||DRAM having a power supply voltage lowering circuit|
|US5761125||Aug 9, 1995||Jun 2, 1998||Kabushiki Kaisha Toshiba||Cell threshold value distribution detection circuit and method of detecting cell threshold value|
|US5774397||Sep 10, 1996||Jun 30, 1998||Kabushiki Kaisha Toshiba||Non-volatile semiconductor memory device and method of programming a non-volatile memory cell to a predetermined state|
|US5798968||Sep 24, 1996||Aug 25, 1998||Sandisk Corporation||Plane decode/virtual sector architecture|
|US5835413||Dec 20, 1996||Nov 10, 1998||Intel Corporation||Method for improved data retention in a nonvolatile writeable memory by sensing and reprogramming cell voltage levels|
|US5890192||Nov 5, 1996||Mar 30, 1999||Sandisk Corporation||Concurrent write of multiple chunks of data into multiple subarrays of flash EEPROM|
|US5905673||Jun 2, 1997||May 18, 1999||Agate Semiconductor, Inc.||Integrated circuit for storage and retrieval of multiple digital bits per nonvolatile memory cell|
|US5909449||Sep 8, 1997||Jun 1, 1999||Invox Technology||Multibit-per-cell non-volatile memory with error detection and correction|
|US5930167||Jul 30, 1997||Jul 27, 1999||Sandisk Corporation||Multi-state non-volatile flash memory capable of being its own two state write cache|
|US5937425||Oct 16, 1997||Aug 10, 1999||M-Systems Flash Disk Pioneers Ltd.||Flash file system optimized for page-mode flash technologies|
|US5963473||Dec 12, 1997||Oct 5, 1999||Micron Technology, Inc.||Flash memory system and method for monitoring the disturb effect on memory cell blocks due to high voltage conditions of other memory cell blocks|
|US6046935||Jan 27, 1999||Apr 4, 2000||Kabushiki Kaisha Toshiba||Semiconductor device and memory system|
|US6145051||Mar 8, 1999||Nov 7, 2000||Lexar Media, Inc.||Moving sectors within a block of information in a flash memory mass storage architecture|
|US6151246||Nov 25, 1998||Nov 21, 2000||Sandisk Corporation||Multi-bit-per-cell flash EEPROM memory with refresh|
|US6199139||Jan 27, 1999||Mar 6, 2001||International Business Machines Corporation||Refresh period control apparatus and method, and computer|
|US6215697||Jan 14, 1999||Apr 10, 2001||Macronix International Co., Ltd.||Multi-level memory cell device and method for self-converged programming|
|US6222762||Aug 7, 1997||Apr 24, 2001||Sandisk Corporation||Multi-state memory|
|US6222768 *||Apr 26, 2000||Apr 24, 2001||Advanced Micro Devices, Inc.||Auto adjusting window placement scheme for an NROM virtual ground array|
|US6345001||Sep 14, 2000||Feb 5, 2002||Sandisk Corporation||Compressed event counting technique and application to a flash memory system|
|US6415352||Feb 14, 2000||Jul 2, 2002||Sanyo Electric Co., Ltd.||One-chip microcomputer and method of refreshing its data|
|US6426893||Feb 17, 2000||Jul 30, 2002||Sandisk Corporation||Flash eeprom system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks|
|US6456528||Sep 17, 2001||Sep 24, 2002||Sandisk Corporation||Selective operation of a multi-state non-volatile memory system in a binary mode|
|US6522580||Jun 27, 2001||Feb 18, 2003||Sandisk Corporation||Operating techniques for reducing effects of coupling between storage elements of a non-volatile memory operated in multiple data states|
|US6560152||Nov 2, 2001||May 6, 2003||Sandisk Corporation||Non-volatile memory with temperature-compensated data read|
|US6567307||Feb 28, 2002||May 20, 2003||Lexar Media, Inc.||Block management for mass storage|
|US6678785||Sep 28, 2001||Jan 13, 2004||M-Systems Flash Disk Pioneers Ltd.||Flash management system using only sequential write|
|US6728134||Aug 13, 2002||Apr 27, 2004||Renesas Technology Corp.||Nonvolatile semiconductor memory device having control circuit|
|US6760255||Apr 23, 2003||Jul 6, 2004||Sandisk Corporation||Flash EEPROM system with simultaneous multiple data sector programming and storage of physical block characteristics in other designated blocks|
|US6763424||Jan 19, 2001||Jul 13, 2004||Sandisk Corporation||Partial block data programming and reading operations in a non-volatile memory|
|US6772274||Sep 13, 2000||Aug 3, 2004||Lexar Media, Inc.||Flash memory system and method implementing LBA to PBA correlation within flash memory array|
|US6807101 *||Dec 23, 2002||Oct 19, 2004||Renesas Technology Corp.||Semiconductor memory device|
|US6839281||Apr 14, 2003||Jan 4, 2005||Jian Chen||Read and erase verify methods and circuits suitable for low voltage non-volatile memories|
|US6912160||Mar 11, 2003||Jun 28, 2005||Fujitsu Limited||Nonvolatile semiconductor memory device|
|US6925007||Oct 25, 2002||Aug 2, 2005||Sandisk Corporation||Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements|
|US7224607||Nov 10, 2005||May 29, 2007||Sandisk Corporation||Flash memory data correction and scrub techniques|
|US7242618||Aug 17, 2005||Jul 10, 2007||Saifun Semiconductors Ltd.||Method for reading non-volatile memory cells|
|US7254071||Jan 12, 2006||Aug 7, 2007||Sandisk Corporation||Flash memory devices with trimmed analog voltages|
|US7330376||Jul 27, 2006||Feb 12, 2008||Macronix International Co., Ltd.||Method for memory data storage by partition into narrower threshold voltage distribution regions|
|US7450425||Aug 30, 2006||Nov 11, 2008||Micron Technology, Inc.||Non-volatile memory cell read failure reduction|
|US7489549||Jun 22, 2006||Feb 10, 2009||Sandisk Corporation||System for non-real time reprogramming of non-volatile memory to achieve tighter distribution of threshold voltages|
|US7518919||May 14, 2007||Apr 14, 2009||Sandisk Corporation||Flash memory data correction and scrub techniques|
|US7613043||Nov 3, 2009||Apple Inc.||Shifting reference values to account for voltage sag|
|US7630254||Dec 8, 2009||Sandisk Corporation||Starting program voltage shift with cycling of non-volatile memory|
|US20030086293||Nov 2, 2001||May 8, 2003||Sandisk Corporation||Error management for writable tracking storage units|
|US20030109093||Oct 25, 2002||Jun 12, 2003||Eliyahou Harari||Multi-state non-volatile integrated circuit memory systems that employ dielectric storage elements|
|US20050073884||Oct 3, 2003||Apr 7, 2005||Gonzalez Carlos J.||Flash memory data correction and scrub techniques|
|US20060039196||Oct 18, 2005||Feb 23, 2006||Gorobets Sergey A||Corrected data storage and handling methods|
|US20060062048||Nov 10, 2005||Mar 23, 2006||Gonzalez Carlos J||Flash memory data correction and scrub techniques|
|US20060233023||May 5, 2006||Oct 19, 2006||Jason Lin||Method for Non-Volatile Memory with Background Data Latch Caching During Erase Operations|
|US20070211532||May 14, 2007||Sep 13, 2007||Gonzalez Carlos J||Flash Memory Data Correction and Scrub Techniques|
|US20080158968||Dec 29, 2006||Jul 3, 2008||Farookh Moogat||Method of NAND Flash Memory Cell Array With Adaptive Memory State Partitioning|
|US20080158969||Dec 29, 2006||Jul 3, 2008||Farookh Moogat||NAND Flash Memory Cell Array With Adaptive Memory State Partitioning|
|GB2289779A||Title not available|
|1||Communication Pursuant to Article 96(2) EPC for Application No. 98307184.6 for SanDisk Corporation dated Aug. 8, 2005, 5 pages.|
|2||Final Office Action for U.S. Appl. No. 10/974,366 mailed Mar. 18, 2008, 6 pages.|
|3||ISA/EPO, "Invitation to Pay Additional Fees (including Partial International Search Report)", mailed on Feb. 21, 2005 in corresponding PCT/US2004/031788, 5 pages.|
|4||ISA/EPO, "Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration," mailed on May 31, 2005 in corresponding PCT/US2004/031788, 22 pages.|
|5||Lee, E.K.F., et al., "Error Correction Technique for Multivalued MOS Memory." Electronic Letters, vol. 27, No. 15 (Jul. 18, 1991) pp. 1321-1323.|
|6||Office Action for U.S. Appl. No. 10/874,825 mailed Jul. 16, 2007, 7 pages.|
|7||Office Action for U.S. Appl. No. 10/874,825 mailed Jul. 8, 2008, 10 pages.|
|8||Office Action for U.S. Appl. No. 10/917,870 mailed Oct. 22, 2007, 17 pages.|
|9||Office Action for U.S. Appl. No. 10/974,366 mailed Apr. 2, 2007, 9 pages.|
|10||Office Action for U.S. Appl. No. 10/974,366 mailed Dec. 15, 2008, 9 pages.|
|11||Office Action for U.S. Appl. No. 10/974,366 mailed Jul. 5, 2007, 5 pages.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US8276028 *||Sep 16, 2008||Sep 25, 2012||Intel Corporation||Using error information from nearby locations to recover uncorrectable data in non-volatile memory|
|US8365039||Sep 16, 2008||Jan 29, 2013||Intel Corporation||Adjustable read reference for non-volatile memory|
|US8407564||Mar 26, 2013||Intel Corporation||Prediction and cancellation of systematic noise sources in non-volatile memory|
|US8504884 *||Oct 29, 2009||Aug 6, 2013||Freescale Semiconductor, Inc.||Threshold voltage techniques for detecting an imminent read failure in a memory array|
|US8621266 *||Jul 23, 2010||Dec 31, 2013||Samsung Electronics Co., Ltd.||Nonvolatile memory system and related method of performing erase refresh operation|
|US8902661||May 21, 2014||Dec 2, 2014||Sandisk Technologies Inc.||Block structure profiling in three dimensional memory|
|US8918577||Jun 13, 2014||Dec 23, 2014||Sandisk Technologies Inc.||Three dimensional nonvolatile memory with variable block capacity|
|US9013919||May 15, 2014||Apr 21, 2015||Sandisk Technologies Inc.||Data randomization in 3-D memory|
|US9128812||Sep 12, 2012||Sep 8, 2015||Samsung Electronics Co., Ltd.||Semiconductor storage device, system, and method|
|US9171620||Mar 13, 2013||Oct 27, 2015||Sandisk Technologies Inc.||Weighted read scrub for nonvolatile memory|
|US9230656||Jun 26, 2013||Jan 5, 2016||Sandisk Technologies Inc.||System for maintaining back gate threshold voltage in three dimensional NAND memory|
|US9230689||Mar 17, 2014||Jan 5, 2016||Sandisk Technologies Inc.||Finding read disturbs on non-volatile memories|
|US9240238||Sep 20, 2013||Jan 19, 2016||Sandisk Technologies Inc.||Back gate operation with elevated threshold voltage|
|US20090292969 *||Sep 16, 2008||Nov 26, 2009||Chun Fung Man||Adjustable read reference for non-volatile memory|
|US20090292970 *||Sep 16, 2008||Nov 26, 2009||Chun Fung Man||Using error information from nearby locations to recover uncorrectable data in non-volatile memory|
|US20090292971 *||Nov 26, 2009||Chun Fung Man||Data recovery techniques|
|US20110016372 *||Jan 20, 2011||Scott Nelson||Prediction and cancellation of systematic noise sources in non-volatile memory|
|US20110066899 *||Jul 23, 2010||Mar 17, 2011||Samsung Electronics Co., Ltd.||Nonvolatile memory system and related method of performing erase refresh operation|
|US20110107161 *||Oct 29, 2009||May 5, 2011||Freescale Semiconductor, Inc.||Threshold voltage techniques for detecting an imminent read failure in a memory array|
|WO2014085238A2||Nov 22, 2013||Jun 5, 2014||Sandisk Technologies Inc.||Weighted read scrub for nonvolatile memory|
|U.S. Classification||365/185.09, 365/185.24, 365/185.22|
|International Classification||G11C16/10, G11C16/06, G11C29/50, G06F11/10, G11C16/04, G11C29/52|
|Cooperative Classification||G11C16/04, G06F2201/81, G11C29/028, G11C2029/5006, G06F11/1068, G11C16/3431, G11C29/52, G11C29/50, G11C16/10, G06F11/1072, G11C29/50004, G11C2029/5004|
|European Classification||G11C29/50, G11C29/52, G11C16/10, G11C29/50A, G11C29/02H, G11C16/34D6|
|May 18, 2011||AS||Assignment|
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SANDISK CORPORATION;REEL/FRAME:026300/0390
Owner name: SANDISK TECHNOLOGIES INC., TEXAS
Effective date: 20110404
|Apr 23, 2014||FPAY||Fee payment|
Year of fee payment: 4