Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUS7867919 B2
Publication typeGrant
Application numberUS 11/608,286
Publication dateJan 11, 2011
Filing dateDec 8, 2006
Priority dateAug 31, 2004
Fee statusPaid
Also published asUS7494939, US8237216, US20060046522, US20070099366, US20110037117
Publication number11608286, 608286, US 7867919 B2, US 7867919B2, US-B2-7867919, US7867919 B2, US7867919B2
InventorsKie Y. Ahn, Leonard Forbes
Original AssigneeMicron Technology, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Method of fabricating an apparatus having a lanthanum-metal oxide dielectric layer
US 7867919 B2
Abstract
Lanthanum-metal oxide dielectric layers and methods of fabricating such dielectric layers provide an insulating layer in a variety of structures for use in a wide range of electronic devices and systems. In an embodiment, a lanthanum aluminum oxide dielectric layer is formed using a trisethylcyclopentadionatolanthanum precursor and/or a trisdipyvaloylmethanatolanthanum precursor.
Images(6)
Previous page
Next page
Claims(25)
1. A method comprising:
providing a controller; and
coupling an integrated circuit to the controller, wherein at least one of the integrated circuit or the controller includes a dielectric region containing a lanthanum-metal oxide layer, the metal being a metal other than lanthanum, the lanthanum-metal oxide layer formed by a self-limiting growth using a precursor containing the metal and using a precursor containing one or more of trisethylcyclopentadionatolanthanum or trisdipyvaloylmethanatolanthanum.
2. The method of claim 1, wherein the method includes forming the dielectric region in the controller.
3. The method of claim 1, wherein the method includes forming the dielectric region having a lanthanide oxide layer in addition to the lanthanum-metal oxide, the lanthanide oxide composed essentially of the lanthanide and oxygen.
4. The method of claim 1, wherein the method includes forming the dielectric region substantially as the lanthanum-metal oxide layer.
5. The method of claim 1, wherein the method includes forming the lanthanum-metal oxide doped with a lanthanide other than lanthanum.
6. A method comprising:
providing a controller; and
coupling an integrated circuit to the controller, wherein at least one of the integrated circuit or the controller includes a dielectric region containing a lanthanum-metal oxide layer, the metal being a metal other than lanthanum, the lanthanum-metal oxide layer formed by a self-limiting growth using a precursor containing the metal and using a trisethylcyclopentadionatolanthanum precursor.
7. The method of claim 6, wherein the method includes forming the dielectric region having a dielectric nitride layer in addition to the lanthanum-metal oxide.
8. The method of claim 6, wherein the method includes forming the dielectric region having a dielectric metal oxide layer in addition to the lanthanum-metal oxide, the metal being a metal different from the metal in the lanthanum-metal oxide.
9. The method of claim 8, wherein forming the dielectric region having a dielectric metal oxide layer in addition to the lanthanum-metal oxide includes forming a layer of Al2O3 as the metal oxide layer.
10. The method of claim 8, wherein forming the dielectric region having a dielectric metal oxide layer in addition to the lanthanum-metal oxide includes forming a layer of La2O3 as the metal oxide layer.
11. A method comprising:
providing a controller; and
coupling an integrated circuit to the controller, wherein at least one of the integrated circuit or the controller includes a dielectric region containing a lanthanum-metal oxide layer, the metal being a metal other than lanthanum, the lanthanum-metal oxide layer formed by a self-limiting growth using a precursor containing the metal and using a trisdipyvaloylmethanatolanthanum precursor.
12. The method of claim 11, wherein the method includes forming the dielectric region as a gate insulator in a silicon CMOS device.
13. The method of claim 11, wherein the method includes forming the dielectric region as a capacitor in the integrated circuit, the integrated circuit configured as an analog integrated circuit.
14. The method of claim 11, wherein the method includes forming the dielectric region as an inter-gate insulator in a flash memory device in the integrated circuit.
15. The method of claim 11, wherein the method includes forming the dielectric region as a nanolaminate dielectric in a NROM flash memory device in the integrated circuit.
16. A method comprising:
providing a controller; and
coupling an integrated circuit to the controller, wherein at least one of the integrated circuit or the controller includes a dielectric region containing a lanthanum aluminum oxide layer, the lanthanum aluminum oxide layer formed by a self-limiting growth, the self-limiting growth performed by atomic layer deposition including:
pulsing a trisethylcyclopentadionatolanthanum precursor; and
pulsing an aluminum containing precursor.
17. The method of claim 16, wherein coupling an integrated circuit to the controller includes coupling a memory device formed as the integrated circuit.
18. The method of claim 16, wherein the method is a method of forming an information handling system.
19. The method of claim 16, wherein the method includes forming a metal layer on and contacting the dielectric region.
20. The method of claim 16, wherein the method includes forming a conductive metal oxide layer on and contacting the dielectric region.
21. A method comprising:
providing a controller; and
coupling an integrated circuit to the controller, wherein at least one of the controller or the integrated circuit includes a dielectric region containing a lanthanum aluminum oxide layer, the lanthanum aluminum oxide layer formed by a self-limiting growth, the self-limiting growth performed by atomic layer deposition including:
pulsing a trisdipyvaloylmethanatolanthanum precursor; and
pulsing an aluminum containing precursor.
22. The method of claim 21, wherein providing a controller includes providing a processor.
23. The method of claim 21, wherein the method includes forming a metal layer on and contacting the dielectric region.
24. The method of claim 21, wherein the method includes forming a conductive metal oxide layer on and contacting the dielectric region.
25. The method of claim 21, wherein the method includes forming a fiber optic system.
Description

This application is a divisional of U.S. application Ser. No. 10/930,167 filed Aug. 31, 2004, now U.S. Pat. No. 7,494,939 which is incorporated herein by reference in its entirety.

TECHNICAL FIELD

This application relates generally to semiconductor devices and device fabrication and, more particularly, to dielectric layers and their method of fabrication.

BACKGROUND

The semiconductor device industry has a market driven need to reduce the size of devices such as transistors. To reduce transistor size, the thickness of the silicon dioxide, SiO2, gate dielectric is reduced in proportion to the shrinkage of the gate length. For example, a metal-oxide-semiconductor field effect transistor (MOSFET) would use a 1.5 nm thick SiO2 gate dielectric for a gate length of 70 nm. A goal is to fabricate increasingly smaller and more reliable integrated circuits (ICs) for use in products such as processor chips, mobile telephones, and memory devices such as dynamic random access memories (DRAMs).

Currently, the semiconductor industry relies on the ability to reduce or scale the dimensions of its basic devices, primarily, the silicon based MOSFET. This device scaling includes scaling the gate dielectric, which has primarily been fabricated using silicon dioxide. A thermally grown amorphous SiO2 layer provides an electrically and thermodynamically stable material, where the interface of the SiO2 layer with underlying silicon provides a high quality interface as well as superior electrical isolation properties. However, increased scaling and other requirements in microelectronic devices have created the need to use other dielectric materials as gate dielectrics.

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 depicts an atomic layer deposition system for fabricating a dielectric layer containing a lanthanum aluminum oxide layer, according to various embodiments.

FIG. 2 illustrates a flow diagram of elements for an embodiment of a method to form a dielectric layer containing a lanthanum aluminum oxide layer by atomic layer deposition.

FIG. 3 illustrates a flow diagram of elements for an embodiment of a method to form a dielectric layer containing a lanthanum aluminum oxide layer by atomic layer deposition.

FIG. 4 shows an embodiment of a configuration of a transistor having a dielectric layer containing an atomic layer deposited lanthanum aluminum oxide layer.

FIG. 5 shows an embodiment of a configuration of a floating gate transistor having a dielectric layer containing an atomic layer deposited lanthanum aluminum oxide layer.

FIG. 6 shows an embodiment of a configuration of a capacitor having a dielectric layer containing an atomic layer deposited lanthanum aluminum oxide layer.

FIG. 7 depicts an embodiment of a dielectric layer including a nanolaminate having at least one layer containing an atomic layer deposited lanthanum aluminum oxide layer.

FIG. 8 is a simplified diagram for an embodiment of a controller coupled to an electronic device having a dielectric layer containing an atomic layer deposited lanthanum aluminum oxide layer.

FIG. 9 illustrates a diagram for an embodiment of an electronic system having devices with a dielectric film containing an atomic layer deposited lanthanum aluminum oxide layer.

DETAILED DESCRIPTION

The following detailed description refers to the accompanying drawings that show, by way of illustration, specific aspects and embodiments in which the present invention may be practiced. These embodiments are described in sufficient detail to enable those skilled in the art to practice the present invention. Other embodiments may be utilized and structural, logical, and electrical changes may be made without departing from the scope of the present invention. The various embodiments are not necessarily mutually exclusive, as some embodiments can be combined with one or more other embodiments to form new embodiments.

The terms wafer and substrate used in the following description include any structure having an exposed surface with which to form an integrated circuit (IC) structure. The term substrate is understood to include semiconductor wafers. The term substrate is also used to refer to semiconductor structures during processing, and may include other layers that have been fabricated thereupon. Both wafer and substrate include doped and undoped semiconductors, epitaxial semiconductor layers supported by a base semiconductor or insulator, as well as other semiconductor structures well known to one skilled in the art. The term conductor is understood to generally include n-type and p-type semiconductors and the term insulator or dielectric is defined to include any material that is less electrically conductive than the materials referred to as conductors or as semiconductors.

The term “horizontal” as used in this application is defined as a plane parallel to the conventional plane or surface of a wafer or substrate, regardless of the orientation of the wafer or substrate. The term “vertical” refers to a direction perpendicular to the horizontal as defined above. Prepositions, such as “on”, “side” (as in “sidewall”), “higher”, “lower”, “over” and “under” are defined with respect to the conventional plane or surface being on the top surface of the wafer or substrate, regardless of the orientation of the wafer or substrate. The following detailed description is, therefore, not to be taken in a limiting sense, and the scope of the present invention is defined only by the appended claims, along with the full scope of equivalents to which such claims are entitled.

A gate dielectric in a transistor has both a physical gate dielectric thickness and an equivalent oxide thickness (teq). The equivalent oxide thickness quantifies the electrical properties, such as capacitance, of the gate dielectric in terms of a representative physical thickness. teq is defined as the thickness of a theoretical SiO2 layer that would be required to have the same capacitance density as a given dielectric, ignoring leakage current and reliability considerations.

A SiO2 layer of thickness, t, deposited on a Si surface as a gate dielectric will have a teq larger than its thickness, t. This teq results from the capacitance in the surface channel on which the SiO2 is deposited due to the formation of a depletion/inversion region. This depletion/inversion region can result in teq being from 3 to 6 Angstroms (Å) larger than the SiO2 thickness, t. Thus, with the semiconductor industry driving to someday scale the gate dielectric equivalent oxide thickness to under 10 Å, the physical thickness requirement for a SiO2 layer used for a gate dielectric would be need to be approximately 4 to 7 Å.

Additional requirements on a SiO2 layer would depend on the gate electrode used in conjunction with the SiO2 gate dielectric. Using a conventional polysilicon gate would result in an additional increase in teq for the SiO2 layer. This additional thickness could be eliminated by using a metal gate electrode, though metal gates are not currently used in typical complementary metal-oxide-semiconductor field effect transistor (CMOS) technology. Thus, future devices would be designed towards a physical SiO2 gate dielectric layer of about 5 Å or less. Such a small thickness requirement for a SiO2 oxide layer creates additional problems.

Silicon dioxide is used as a gate dielectric, in part, due to its electrical isolation properties in a Sio2—Si based structure. This electrical isolation is due to the relatively large band gap of SiO2 (8.9 eV) making it a good insulator from electrical conduction. Signification reductions in its band gap would eliminate it as a material for a gate dielectric. As the thickness of a SiO2 layer decreases, the number of atomic layers, or monolayers of the material in the thickness decreases. At a certain thickness, the number of monolayers will be sufficiently small that the SiO2 layer will not have a complete arrangement of atoms as in a larger or bulk layer. As a result of incomplete formation relative to a bulk structure, a thin SiO2 layer of only one or two monolayers will not form a full band gap. The lack of a full band gap in a SiO2 gate dielectric would cause an effective short between an underlying Si channel and an overlying polysilicon gate. This undesirable property sets a limit on the physical thickness to which a SiO2 layer can be scaled. The minimum thickness due to this monolayer effect is thought to be about 7-8 Å. Therefore, for future devices to have a teq less than about 10 Å, other dielectrics than SiO2 need to be considered for use as a gate dielectric.

For a typical dielectric layer used as a gate dielectric, the capacitance is determined as one for a parallel plate capacitance: C=κ∈0A/t, where κ is the dielectric constant, ∈0 is the permittivity of free space, A is the area of the capacitor, and t is the thickness of the dielectric. The thickness, t, of a material is related to its teq for a given capacitance, with SiO2 having a dielectric constant κox=3.9, as
t=(κ/κox)t eq=(κ/3.9)t eq.
Thus, materials with a dielectric constant greater than that of SiO2, 3.9, will have a physical thickness that can be considerably larger than a desired teq, while providing the desired equivalent oxide thickness. For example, an alternate dielectric material with a dielectric constant of 10 could have a thickness of about 25.6 Å to provide a teq of 10 Å, not including any depletion/inversion layer effects. Thus, a reduced equivalent oxide thickness for transistors can be realized by using dielectric materials with higher dielectric constants than SiO2.

The thinner equivalent oxide thickness required for lower transistor operating voltages and smaller transistor dimensions may be realized by a significant number of materials, but additional fabricating requirements makes determining a suitable replacement for SiO2 difficult. The current view for the microelectronics industry is still for Si based devices. This requires that the gate dielectric employed be grown on a silicon substrate or silicon layer, which places significant constraints on the substitute dielectric material. During the formation of the dielectric on the silicon layer, there exists the possibility that a small layer of SiO2 could be formed in addition to the desired dielectric. The result would effectively be a dielectric layer consisting of two sublayers in parallel with each other and the silicon layer on which the dielectric is formed. In such a case, the resulting capacitance would be that of two dielectrics in series. As a result, the teq of the dielectric layer would be the sum of the SiO2 thickness and a multiplicative factor of the thickness, t, of the dielectric being formed, written as
t eq =t SiO2+(κox/κ)t.
Thus, if a SiO2 layer is formed in the process, the teq is again limited by a SiO2 layer. In the event that a barrier layer is formed between the silicon layer and the desired dielectric in which the barrier layer prevents the formation of a SiO2 layer, the teq would be limited by the layer with the lowest dielectric constant. However, whether a single dielectric layer with a high dielectric constant or a barrier layer with a higher dielectric constant than SiO2 is employed, the layer interfacing with the silicon layer must provide a high quality interface to maintain a high channel carrier mobility.

One of the advantages using SiO2 as a gate dielectric has been that the formation of the SiO2 layer results in an amorphous gate dielectric. Having an amorphous structure for a gate dielectric provides for reducing problems of leakage current associated with grain boundaries in polycrystalline gate dielectrics that provide high leakage paths. Additionally, grain size and orientation changes throughout a polycrystalline gate dielectric can cause variations in the film's dielectric constant, along with uniformity and surface topography problems. Typically, materials having the advantage of a high dielectric constant relative to SiO2 also have the disadvantage of a crystalline form, at least in a bulk configuration. The best candidates for replacing SiO2 as a gate dielectric are those with high dielectric constant, which can be fabricated as a thin layer with an amorphous form.

Candidates to replace SiO2 include high-κ dielectric materials. High-κ materials include materials having a dielectric constant greater than silicon dioxide, for example, dielectrics materials having a dielectric constant greater than about twice the dielectric constant of silicon dioxide. An appropriate high-κ gate dielectric should have a large energy gap (Eg) and large energy barrier heights with Si for both electrons and holes. Generally, the bandgap is inversely related to the dielectric constant for a high-κ material, which lessens some advantages of the high-κ material. A set of high-κ dielectric candidates for replacing silicon oxide as the dielectric material in electronic components in integrated circuit includes lanthanide oxides, HfO2, ZrO2, TiO2, and other binary metal oxides.

Embodiments of dielectric layers containing an atomic layer deposited lanthanum aluminum oxide layer have a larger dielectric constant than silicon dioxide. Such dielectric layers provide a significantly thinner equivalent oxide thickness compared with a silicon oxide layer having the same physical thickness. Alternately, such dielectric layers provide a significantly thicker physical thickness than a silicon oxide layer having the same equivalent oxide thickness. This increased physical thickness aids in reducing leakage current.

In an embodiment, a lanthanum-metal oxide layer is formed in an integrated circuit by atomic layer deposition using a trisethylcyclopentadionatolanthanum (La(EtCp)3) precursor to provide the lanthanum. In an embodiment, a lanthanum-metal oxide layer is formed in an integrated circuit by atomic layer deposition using a trisdipyvaloylmethanatolanthanum (La(DPM)3) precursor to provide the lanthanum. In an embodiment, the lanthanum-metal oxide is a lanthanum aluminum oxide. A number of aluminum containing precursors may be used to provide aluminum for the lanthanum aluminum oxide layer. In an embodiment, a trimethylaluminum (TMA), Al(CH3)3, precursor may be used to deposit aluminum by atomic layer deposition. In an embodiment, a DMEAA (an adduct of alane (AlH3) and dimethylethylamine [N(CH3)2(C2H5)]) precursor may be used to deposit aluminum by atomic layer deposition. In an embodiment, the lanthanum aluminum oxide may be formed substantially as stoichiometric lanthanum aluminum oxide. In an embodiment, the lanthanum aluminum oxide may be formed substantially as a non-stoichiometric lanthanum aluminum oxide or a combination of non-stoichiometric lanthanum aluminum oxide and stoichiometric lanthanum aluminum oxide. In an embodiment, the lanthanum aluminum oxide may be formed substantially as a compound of lanthanum oxide and aluminum oxide.

Another consideration for selecting the material and method for forming a dielectric film for use in electronic devices and systems concerns the roughness of a dielectric film on a substrate. Surface roughness of the dielectric film has a significant effect on the electrical properties of the gate oxide, and the resulting operating characteristics of the transistor. The leakage current through a physical 1.0 nm gate oxide increases by a factor of 10 for every 0.1 increase in the root-mean-square (RMS) roughness.

During a conventional sputtering deposition process stage, particles of the material to be deposited bombard the surface at a high energy. When a particle hits the surface, some particles adhere, and other particles cause damage. High energy impacts remove body region particles creating pits. The surface of such a deposited layer can have a rough contour due to the rough interface at the body region.

In an embodiment, a lanthanum aluminum oxide dielectric film having a substantially smooth surface relative to other processing techniques is formed using atomic layer deposition (ALD). Further, forming such a dielectric film using atomic layer deposition can provide for controlling transitions between material layers. As a result of such control, atomic layer deposited lanthanum aluminum oxide dielectric films can have an engineered transition with a substrate surface.

ALD, also known as atomic layer epitaxy (ALE), is a modification of chemical vapor deposition (CVD) and is also called “alternatively pulsed-CVD.” In ALD, gaseous precursors are introduced one at a time to the substrate surface mounted within a reaction chamber (or reactor). This introduction of the gaseous precursors takes the form of pulses of each gaseous precursor. In a pulse of a precursor gas, the precursor gas is made to flow into a specific area or region for a short period of time. Between the pulses, the reaction chamber is purged with a gas, which in many cases is an inert gas, and/or evacuated.

In a chemisorption-saturated ALD (CS-ALD) process, during the first pulsing phase, reaction with the substrate occurs with the precursor saturatively chemisorbed at the substrate surface. Subsequent pulsing with a purging gas removes precursor excess from the reaction chamber.

The second pulsing phase introduces another precursor on the substrate where the growth reaction of the desired film takes place. Subsequent to the film growth reaction, reaction byproducts and precursor excess are purged from the reaction chamber. With favourable precursor chemistry where the precursors adsorb and react with each other on the substrate aggressively, one ALD cycle can be performed in less than one second in properly designed flow type reaction chambers. Typically, precursor pulse times range from about 0.5 sec to about 2 to 3 seconds.

In ALD, the saturation of all the reaction and purging phases makes the growth self-limiting. This self-limiting growth results in large area uniformity and conformality, which has important applications for such cases as planar substrates, deep trenches, and in the processing of porous silicon and high surface area silica and alumina powders. Significantly, ALD provides for controlling film thickness in a straightforward manner by controlling the number of growth cycles.

ALD was originally developed to manufacture luminescent and dielectric films needed in electroluminescent displays. Significant efforts have been made to apply ALD to the growth of doped zinc sulfide and alkaline earth metal sulfide films. Additionally, ALD has been studied for the growth of different epitaxial II-V and II-VI films, nonepitaxial crystalline or amorphous oxide and nitride films and multilayer structures of these. There also has been considerable interest towards the ALD growth of silicon and germanium films, but due to the difficult precursor chemistry, this has not been very successful.

The precursors used in an ALD process may be gaseous, liquid or solid. However, liquid or solid precursors should be volatile. The vapor pressure should be high enough for effective mass transportation. In addition, solid and some liquid precursors may need to be heated inside the reaction chamber and introduced through heated tubes to the substrates. The necessary vapor pressure should be reached at a temperature below the substrate temperature to avoid the condensation of the precursors on the substrate. Due to the self-limiting growth mechanisms of ALD, relatively low vapor pressure solid precursors can be used though evaporation rates may somewhat vary during the process because of changes in their surface area.

There are several other characteristics for precursors used in ALD. The precursors should be thermally stable at the substrate temperature because their decomposition would destroy the surface control and accordingly the advantages of the ALD method that relies on the reaction of the precursor at the substrate surface. A slight decomposition, if slow compared to the ALD growth, can be tolerated.

The precursors should chemisorb on or react with the surface, though the interaction between the precursor and the surface as well as the mechanism for the adsorption is different for different precursors. The molecules at the substrate surface should react aggressively with the second precursor to form the desired solid film. Additionally, precursors should not react with the film to cause etching, and precursors should not dissolve in the film. Using highly reactive precursors in ALD contrasts with the selection of precursors for conventional CVD.

The by-products in the reaction should be gaseous in order to allow their easy removal from the reaction chamber. Further, the by-products should not react or adsorb on the surface.

In a reaction sequence ALD (RS-ALD) process, the self-limiting process sequence involves sequential surface chemical reactions. RS-ALD relies on chemistry between a reactive surface and a reactive molecular precursor. In an RS-ALD process, molecular precursors are pulsed into the ALD reaction chamber separately. The metal precursor reaction at the substrate is typically followed by an inert gas pulse to remove excess precursor and by-products from the reaction chamber prior to pulsing the next precursor of the fabrication sequence.

By RS-ALD, films can be layered in equal metered sequences that are all identical in chemical kinetics, deposition per cycle, composition, and thickness. RS-ALD sequences generally deposit less than a full layer per cycle. Typically, a deposition or growth rate of about 0.25 to about 2.00 Å per RS-ALD cycle can be realized.

The advantages of RS-ALD include continuity at an interface avoiding poorly defined nucleating regions that are typical for chemical vapor deposition (<20 Å) and physical vapor deposition (<50 Å), conformality over a variety of substrate topologies due to its layer-by-layer deposition technique, use of low temperature and mildly oxidizing processes, lack of dependence on the reaction chamber, growth thickness dependent solely on the number of cycles performed, and ability to engineer multilayer laminate films with resolution of one to two monolayers. RS-ALD processes allows for deposition control on the order on monolayers and the ability to deposit monolayers of amorphous films.

Herein, a sequence refers to the ALD material formation based on an ALD reaction of a precursor followed by its reactant precursor. For example, forming lanthanum oxide from a La(thd)3 (thd=2,2,6,6-tetramethl-3,5-heptanedione) precursor and ozone, as its reactant precursor, forms an embodiment of a lanthanum/oxygen sequence, which can also be referred to as lanthanum sequence. A cycle of a sequence includes pulsing a precursor, pulsing a purging gas for the precursor, pulsing a reactant precursor, and pulsing the reactant's purging gas. However, in forming a layer of a metal species, an ALD sequence deals with reacting a precursor containing the metal species with a substrate surface. A cycle for such a metal forming sequence includes pulsing a purging gas after pulsing the precursor containing the metal species.

An embodiment for a method of forming an electronic device includes forming a dielectric layer containing a lanthanum-metal oxide layer formed by atomic layer deposition, in which the lanthanum-metal oxide includes one or more metals other than lanthanum. In various embodiments, the atomic layer deposition process uses a trisethylcyclopentadionatolanthanum precursor and/or a trisdipyvaloylmethanatolanthanum precursor to deposit lanthanum. Embodiments include a lanthanum aluminum oxide layer. Embodiments include structures for capacitors, transistors, memory devices, and electronic systems with dielectric layers containing an atomic layer deposited lanthanum aluminum oxide layer, and methods for forming such structures.

In an embodiment, a layer of lanthanum aluminum oxide is formed on a substrate mounted in a reaction chamber using ALD in repetitive sequences using precursor gases individually pulsed into the reaction chamber. An embodiment includes forming the lanthanum aluminum oxide using a La(EtCp)3 precursor gas. Alternately, the lanthanum aluminum oxide layer may be formed by atomic layer deposition using a La(DPM)3 precursor gas. Other solid or liquid precursors may be used in an appropriately designed reaction chamber.

FIG. 1 shows an embodiment of an atomic layer deposition system 100 for processing a dielectric film containing lanthanum aluminum oxide. The elements depicted permit discussion of various embodiments such that those skilled in the art may practice similar embodiments without undue experimentation. In FIG. 1, a substrate 110 is located inside a reaction chamber 120 of ALD system 100. Also located within the reaction chamber 120 is a heating element 130, which is thermally coupled to substrate 110 to control the substrate temperature. A gas-distribution fixture 140 introduces precursor gases to the substrate 110. Each precursor gas originates from individual gas sources 151-154, whose flow is controlled by mass-flow controllers 156-159, respectively. Gas sources 151-154 provide a precursor gas either by storing the precursor as a gas or by providing a location and apparatus for evaporating a solid or liquid material to form the selected precursor gas.

Also included in the ALD system are purging gas sources 161, 162, each of which is coupled to mass-flow controllers 166, 167, respectively. Furthermore, additional purging gas sources can be constructed in ALD system 100, one purging gas source for each precursor gas, for example. For a process that uses the same purging gas for multiple precursor gases less purging gas sources are required for ALD system 100. Gas sources 151-154 and purging gas sources 161-162 are coupled by their associated mass-flow controllers to a common gas line or conduit 170, which is coupled to the gas-distribution fixture 140 inside the reaction chamber 120. Gas conduit 170 is also coupled to vacuum pump, or exhaust pump, 181 by mass-flow controller 186 to remove excess precursor gases, purging gases, and by-product gases at the end of a purging sequence from the gas conduit.

Vacuum pump, or exhaust pump, 182 is coupled by mass-flow controller 187 to remove excess precursor gases, purging gases, and by-product gases at the end of a purging sequence from reaction chamber 120. For convenience, control displays, mounting apparatus, temperature sensing devices, substrate maneuvering apparatus, and necessary electrical connections as are known to those skilled in the art are not shown in FIG. 1. Though ALD system 100 is well suited for performing various embodiments, other ALD systems commercially available can be used.

The use, construction and fundamental operation of reaction chambers for deposition of films are understood by those of ordinary skill in the art of semiconductor fabrication. Embodiments may be practiced on a variety of such reaction chambers without undue experimentation. Furthermore, one of ordinary skill in the art will comprehend the necessary detection, measurement, and control techniques in the art of semiconductor fabrication upon reading the disclosure.

The elements of ALD system 100 can be controlled by a computer. To focus on the use of ALD system 100 in the various embodiments, the computer is not shown. Those skilled in the art can appreciate that the individual elements such as pressure control, temperature control, and gas flow within ALD system 100 can be under computer control.

FIG. 2 illustrates a flow diagram of elements for an embodiment of a method to form a dielectric layer containing a lanthanum aluminum oxide layer using atomic layer deposition. At 210, in an atomic layer deposition process a La(EtCp)3 precursor is pulsed to deposit lanthanum on a substrate surface of an integrated circuit. Alternately, a La(DPM)3 precursor may be pulsed to deposit lanthanum on the substrate surface. La(EtCp)3 has a melting point of about 95 C. and has a vapor pressure that is significantly higher than the vapor pressure of La(DPM)3. The use of La(EtCp)3 and/or La(DPM)3 as the lanthanum containing precursor may depend on the application of the electronic device being fabricated. In addition, the pulsing of the lanthanum precursor may use a pulsing period that provides uniform coverage of a monolayer on the surface or may use a pulsing period that provides partial formation of a monolayer on the surface during a lanthanum sequence.

At 220, an aluminum containing precursor is pulsed. In an embodiment, an TMA precursor may be used to deposit aluminum by atomic layer deposition. In an embodiment, a DMEAA precursor may be used to deposit aluminum by atomic layer deposition. The aluminum may be deposited before depositing lanthanum in an atomic layer deposition process for forming a lanthanum aluminum oxide. In addition, the pulsing of the aluminum precursor may use a pulsing period that provides uniform coverage of a monolayer on the surface or may use a pulsing period that provides partial formation of a monolayer on the surface during an aluminum sequence.

In an alternate embodiment, a lanthanum-metal oxide may be formed by atomic layer deposition in which the lanthanum-metal oxide includes lanthanum and one or more other metals. Such an oxide may be in a stoichiometric form, a non-stoichiometric form, or a combination of stoichiometric and non-stoichiometric form. The lanthanum-metal oxide made be formed by pulsing a La(EtCp)3 precursor and/or La(DPM)3 precursor, as at 210, which is followed by pulsing a precursor containing the metal for the lanthanum-metal oxide. If multiple metal species are to be formed in the lanthanum-metal oxide, multiple ALD sequences may be performed using a different metal containing precursor for each of the different metal species sequences.

In an embodiment, a lanthanum aluminum oxide may be formed substantially as stoichiometric lanthanum aluminum oxide such as LaAlO3. In an embodiment, a lanthanum aluminum oxide may be formed substantially as a non-stoichiometric lanthanum aluminum oxide (represented as LaxAl1-xOy) or a combination of non-stoichiometric lanthanum aluminum oxide and stoichiometric lanthanum aluminum oxide. In an embodiment, a lanthanum aluminum oxide may be formed substantially as a compound of lanthanum oxide and aluminum oxide such as (La2O3)x(Al2O3)1-x. In an embodiment, a dielectric layer containing a lanthanum aluminum oxide layer may be formed substantially as a lanthanum aluminum oxide layer. Alternately, the dielectric layer may be forming containing the atomic layer deposited lanthanum aluminum oxide layer and one or more layers of other dielectric materials including, but not limited to, dielectric nitrides, dielectric metal silicates, dielectric metal oxides including Al2O3, La2O3, and other lanthanide oxides such as La2O3, Pr2O3, Nd2O3, Sm2O3, Gd2O3, Dy2O3, Ce2O3, Tb2O3, Er2O3, Eu2O3, Lu2O3, Tm2O3, Ho2O3, Pm2O3, and Yb2O3. These one or more other layers of lanthanide oxides may be provided in stoichiometric form, in non-stoichiometric form, or a combination of stoichiometric lanthanide oxides and non-stoichiometric lanthanide oxides. In an embodiment, a dielectric layer containing a lanthanum aluminum oxide may include dielectric layers of non-lanthanide oxides.

FIG. 3 illustrates a flow diagram of elements for an embodiment of a method to form a dielectric layer containing an atomic layer deposited lanthanum aluminum oxide layer. This embodiment can be implemented with the atomic layer deposition system 100 of FIG. 1. At 305, a substrate 110 is prepared. The substrate used for forming a transistor is typically a silicon or silicon containing material. In other embodiments, germanium, gallium arsenide, silicon-on-sapphire substrates, or other suitable substrates may be used. This preparation process includes cleaning substrate 110 and forming layers and regions of the substrate, such as drains and sources of a metal oxide semiconductor (MOS) transistor, prior to forming a gate dielectric. Alternately, these active regions may be formed after forming the dielectric layer, depending on the over-all fabrication process implemented. In an embodiment, the substrate is cleaned to provide an initial substrate depleted of its native oxide. In an embodiment, the initial substrate is cleaned also to provide a hydrogen-terminated surface. In an embodiment, a silicon substrate undergoes a final hydrofluoric (HF) rinse prior to ALD processing to provide the silicon substrate with a hydrogen-terminated surface without a native silicon oxide layer.

Cleaning immediately preceding atomic layer deposition aids in reducing an occurrence of silicon oxide as an interface between a silicon based substrate and a lanthanum aluminum oxide dielectric formed using the atomic layer deposition process. The material composition and its properties of an interface layer are typically dependent on process conditions and the condition of the substrate before forming the dielectric layer. Though the existence of an interface layer may effectively reduce the dielectric constant associated with the dielectric layer and its substrate interface layer, a SiO2 interface layer or other composition interface layer, may improve the interface density, fixed charge density, and channel mobility of a device having this interface layer.

The sequencing of the formation of the regions of the transistor being processed may follow typical sequencing that is generally performed in the fabrication of a MOS transistor as is well known to those skilled in the art. Included in the processing prior to forming a gate dielectric is the masking of substrate regions to be protected during the gate dielectric formation, as is typically performed in MOS fabrication. In this embodiment, the unmasked region includes a body region of a transistor, however one skilled in the art will recognize that other semiconductor device structures may utilize this process. Additionally, the substrate 110 in its ready for processing form is conveyed into a position in reaction chamber 120 for ALD processing.

At 310, a lanthanum containing precursor such as a La(EtCp)3 precursor is pulsed into reaction chamber 120. The La(EtCp)3 is pulsed into reaction chamber 120 through the gas-distribution fixture 140 onto substrate 110. The flow of the La(EtCp)3 is controlled by mass-flow controller 156 from gas source 151, where the La(EtCp)3 is maintained. In an embodiment, the substrate temperature is maintained at temperature ranging from about 400 C. to about 650 C. In an embodiment, the substrate temperature is maintained at about 650 C. Alternately, the substrate temperature may be maintained at temperatures less than 650 C. by heating element 130. The La(EtCp)3 reacts with the surface of the substrate 110 in the desired region defined by the unmasked areas of the substrate 110. In other embodiments, La(DPM)3 is used as a lanthanum containing precursor. In an embodiment, H2 may be pulsed along with the La(EtCp)3 precursor or the La(DPM)3 precursor to reduce carbon contamination in the deposited film.

At 315, a first purging gas is pulsed into the reaction chamber 120. In an embodiment, nitrogen is used as a purging gas and a carrier gas. The nitrogen flow is controlled by mass-flow controller 166 from the purging gas source 161 into the gas conduit 170. Using the pure nitrogen purge avoids overlap of the precursor pulses and possible gas phase reactions. In an embodiment, argon gas or other inert gas may be used as the purging gas. Following the purge, an first oxygen containing precursor is pulsed into the reaction chamber 120, at 320.

For the lanthanum sequence using La(EtCp)3 or La(DPM)3 as the precursor, water vapor may be selected as the precursor acting as a reactant to deposit lanthanum and oxygen on the substrate 110. The H2O vapor is pulsed into the reaction chamber 120 through gas conduit 170 from gas source 152 by mass-flow controller 157. The water vapor aggressively reacts at the surface of substrate 110.

Following the pulsing of the first oxygen containing precursor, a second purging gas is injected into the reaction chamber 120, at 325. Nitrogen gas may be used to purge the reaction chamber after pulsing each precursor gas in the lanthanum/oxygen sequence. In an embodiment, argon gas or other inert gas may be used as the purging gas. Excess precursor gas, and reaction by-products are removed from the system by the purge gas in conjunction with the exhausting of the reaction chamber 120 using vacuum pump 182 through mass-flow controller 187, and exhausting of the gas conduit 170 by the vacuum pump 181 through mass-flow controller 186.

At 330, a precursor containing aluminum is pulsed into reaction chamber 120. In an embodiment, TMA is used as the aluminum containing precursor. The TMA is pulsed to the surface of the substrate 110 through gas-distribution fixture 140 from gas source 153 by mass-flow controller 158. The TMA is introduced onto the lanthanum and oxygen formed during the lanthanum sequence. As an alternate aluminum sequence, a DMEAA precursor may be employed. During pulsing of the aluminum containing precursor, the substrate may be held between about 350 C. and about 450 C. by the heating element 130.

At 335, a third purging gas is introduced into the system. In an embodiment following a TMA precursor, purified argon may be used as a purging and carrier gas. Alternately, nitrogen may be used as a purging gas. The flow of the third purging gas is controlled by mass-flow controller 167 from the purging gas source 162 into the gas conduit 170 and subsequently into the reaction chamber 120. In an embodiment, hydrogen may be used as the purging and carrier gas for DMEAA as the aluminum containing precursor.

At 340, a second oxygen containing precursor is pulsed into the reaction chamber 120. For the aluminum sequence using TMA or DMEAA as the precursor, water vapor may be used as the precursor acting as an oxidizing reactant to interact at the substrate 110. The water vapor is pulsed into the reaction chamber 120 through gas conduit 170 from gas source 154 by mass-flow controller 159. The water vapor aggressively reacts at the surface of substrate 110 to form a lanthanum aluminum oxide.

At 345, a fourth purging gas is injected into the reaction chamber 200. In an embodiment, argon gas is used as the fourth purging gas to purge the reaction chamber. Alternately, nitrogen or hydrogen may be used as the fourth purging gas. Excess precursor gas, and reaction by-products are removed from the system by the purge gas in conjunction with the exhausting of the reaction chamber 120 using vacuum pump 182 through mass-flow controller 187, and exhausting of the gas conduit 170 by the vacuum pump 181 through mass-flow controller 186.

At 350, it is determined whether the lanthanum aluminum oxide film is of the desired thickness, t. The thickness of a lanthanum aluminum oxide film after one cycle is determined by the pulsing periods used in the lanthanum sequence and the aluminum sequence at a given temperature. Typically, at a given temperature, the pulsing periods can vary over a significant range above some minimum pulse time for the precursors, without substantially altering the growth rate. Once a set of periods for one cycle is determined, the growth rate for the lanthanum aluminum oxide film will be set at a value such as N nm/cycle. For a desired lanthanum aluminum oxide film thickness in an application such as forming a gate dielectric of a MOS transistor, the ALD process should be repeated for t/N cycles. The desired thickness should be completed after t/N cycles. If less than t/N cycles have been completed, the process starts over at 310 with the pulsing of the precursor containing lanthanum. If t/N cycles have completed, no further ALD processing is requires and the lanthanum aluminum oxide film is completed. Once the total number of cycles to form the desired thickness has been completed, the dielectric film containing the lanthanum aluminum oxide layer may optionally be annealed.

At 360, after forming the lanthanum aluminum oxide layer, processing the device having the dielectric layer containing lanthanum aluminum oxide layer is completed. In an embodiment, completing the device includes further processing of the dielectric layer to include layers of other dielectric materials. In an embodiment, completing the device includes completing the formation of a transistor. In another embodiment, completing the device includes completing the formation of a capacitor. Alternately, completing the process includes completing the construction of a memory device having an array with access transistors formed with gate dielectrics containing atomic layer deposited lanthanum aluminum oxide layer. Further, in another embodiment, completing the process includes the formation of an electronic system including an information handling device that uses electronic devices with transistors formed with dielectric films containing an atomic layer deposited lanthanum aluminum oxide layer. Typically, information handling devices such as computers include many memory devices, having many access transistors.

Embodiments for methods having elements similar to the embodiment of FIG. 3 may include numerous permutations for forming the lanthanum aluminum oxide layer. In an embodiment, the aluminum sequence is conducted before the lanthanum sequence. In an embodiment, a lanthanum/aluminum cycle may include a number, x, of lanthanum sequences and a number, y, of aluminum sequences. The number of sequences x, y may be selected to engineer the relative amounts of lanthanum to aluminum. In an embodiment, the number of sequences x and y, along with associated pulsing periods and times, is selected to form a lanthanum aluminum oxide with substantially equal amounts of lanthanum and aluminum. In an embodiment, the number of sequences is selected with x=y. In an embodiment, the number of sequences x and y are selected to form a lanthanum-rich lanthanum aluminum oxide. Alternately, the number of sequences x and y are selected to form an aluminum-rich lanthanum aluminum oxide.

In an embodiment, the lanthanum aluminum oxide layer may be doped with other lanthanides such as Pr, N, Sm, Gd, Dy, Ce, Tb, Er, Eu, Lu, Tm, Ho, Pm, and Yb. The doping may be employed to enhance the leakage current characteristics of the dielectric layer containing the lanthanum aluminum oxide by providing a disruption or perturbation of the lanthanum aluminum oxide structure. Such doping may be realized by substituting a sequence of one of these lanthanides for a lanthanum sequence or an aluminum sequence. The choice for substitution may depend on the form of the lanthanum aluminum oxide structure with respect to the ratio of lanthanum atoms to aluminum desired in the oxide. To maintain a substantially lanthanum aluminum oxide, the amount of alternate lanthanides doped into the oxide may be limited to a relatively small fraction of the total number of lanthanum and aluminum atoms. Such a fraction may be 10 percent or less. In an embodiment, to maintain a substantially lanthanum aluminum oxide, the amount of alternate lanthanides doped into the oxide may be limited to a relatively small fraction of the lanthanum or the aluminum atoms based on which material is selected to have the smallest number of atoms. Such a fraction may be 10 percent or less.

The embodiments described herein provide a process for growing a dielectric film having a wide range of useful equivalent oxide thickness, teq, associated with a dielectric constant in the range from about 9 to about 30. This range of dielectric constants provides for a teq ranging from about 13% to about 43% relative to a given silicon dioxide thickness. In an embodiment, a dielectric layer containing a lanthanum aluminum oxide layer has a teq ranging from about 5 Å to about 20 Å. In an embodiment, a dielectric layer containing a lanthanum aluminum oxide layer has a teq of less than 5 Å. Alternately, for an acceptable silicon dioxide thickness, an embodiment for a lanthanum aluminum oxide may include a thickness ranging from greater than two to less than eight times that of the acceptable silicon dioxide thickness providing enhanced probability for reducing leakage current. In an embodiment, a lanthanum aluminum oxide film is formed with a thickness ranging from two to three monolayers to a hundred angstroms. Further, dielectric films of lanthanum aluminum oxide layer formed by atomic layer deposition can provide not only thin teq films, but also films with relatively low leakage current. Additionally, the novel process can be implemented to form transistors, capacitors, memory devices, and other electronic systems including information handling devices.

A transistor 400 as depicted in FIG. 4 may be constructed including using an embodiment for forming a dielectric layer containing a lanthanum aluminum oxide layer by atomic layer deposition. Transistor 400 includes a source region 420 and a drain region 430 in a silicon based substrate 410 where source and drain regions 420, 430 are separated by a body region 432. Body region 432 defines a channel having a channel length 434. A dielectric layer is disposed on substrate 410 formed as a dielectric layer containing lanthanum aluminum oxide on substrate 410 by atomic layer deposition. The resulting dielectric layer forms gate dielectric 440. Gate dielectric 440 may be realized as a dielectric layer formed substantially of lanthanum aluminum oxide. Gate dielectric 440 may contain one or more insulating layers in which at least one layer is a lanthanum aluminum oxide layer. A gate 450 is formed over and contacts gate dielectric 440.

An interfacial layer 433 may form between body region 432 and gate dielectric 440. In an embodiment, interfacial layer 433 may be limited to a relatively small thickness compared to gate dielectric 440, or to a thickness significantly less than gate dielectric 440 as to be effectively eliminated. Interfacial layer 433 may be formed as a lanthanum silicate, an aluminum silicate, or a lanthanum aluminum silicate. Forming the substrate, the gate, and the source and drain regions may be performed using standard processes known to those skilled in the art. Additionally, the sequencing of the various elements of the process for forming a transistor may be conducted with standard fabrication processes, also as known to those skilled in the art. In an embodiment, gate dielectric 440 may be realized as a gate insulator in a silicon CMOS transistor. Transistor 400 is not limited to silicon based substrates, but may be used with a variety of semiconductor substrates.

FIG. 5 shows an embodiment of a configuration of a floating gate transistor 500 having an embodiment of an atomic layer deposited lanthanum aluminum oxide layer dielectric film. Transistor 500 includes a silicon based substrate 510 with a source 520 and a drain 530 separated by a body region 532. However, transistor 500 is not limited to silicon based substrates, but may be used with a variety of semiconductor substrates. Body region 532 between source 520 and drain 530 defines a channel region having a channel length 534. Located above body region 532 is a stack 555 including a gate dielectric 540, a floating gate 552, a floating gate dielectric 542, and a control gate 550. An interfacial layer 533 may form between body region 532 and gate dielectric 540. In an embodiment, interfacial layer 533 may be limited to a relatively small thickness compared to gate dielectric 540, or to a thickness significantly less than gate dielectric 540 as to be effectively eliminated.

Gate dielectric 540 includes a dielectric containing an atomic layer deposited lanthanum aluminum oxide layer formed in embodiments similar to those described herein. Gate dielectric 540 may be realized as a dielectric layer formed substantially of lanthanum aluminum oxide. Gate dielectric 540 may include one or more dielectric layers in which at least one layer is a lanthanum aluminum oxide layer. In an embodiment, floating gate 552 is formed over and contacts gate dielectric 540.

In an embodiment, floating gate dielectric 542 includes a dielectric containing an atomic layer deposited lanthanum aluminum oxide layer formed in embodiments similar to those described herein. Floating gate dielectric 542 may be realized as a dielectric layer formed substantially of lanthanum aluminum oxide. Floating gate dielectric 542 may be include one or more insulating layers in which at least one layer is a lanthanum aluminum oxide layer. In an embodiment, control gate 550 is formed over and contacts floating gate dielectric 542.

Alternately, both gate dielectric 540 and floating gate dielectric 542 may be formed as dielectric layers containing an atomic layer deposited lanthanum aluminum oxide layer. Floating gate 552 and floating gate dielectric 542 may be realized by embodiments similar to those described herein with the remaining elements of the transistor 500 formed using processes known to those skilled in the art. In an embodiment, gate dielectric 540 forms a tunnel gate insulator and floating gate dielectric 542 forms an inter-gate insulator in flash memory devices, where gate dielectric 540 and/or floating gate dielectric 542 include an atomic layer deposited lanthanum aluminum oxide film. Use of dielectric layers containing an atomic layer deposited lanthanum aluminum oxide layer for a gate dielectric and/or floating gate dielectric is not limited to silicon based substrates, but may be used with a variety of semiconductor substrates.

Embodiments of methods for forming dielectric layers containing an atomic layer deposited lanthanum aluminum oxide layer may also be applied to forming capacitors in various integrated circuits, memory devices, and electronic systems. In an embodiment for forming a capacitor 600 illustrated in FIG. 6, a method includes forming a first conductive layer 610, forming a dielectric layer 620 containing an atomic layer deposited lanthanum aluminum oxide layer on first conductive layer 610, and forming a second conductive layer 630 on dielectric layer 620. Dielectric layer 620 containing lanthanum aluminum oxide layer may be formed using any of the embodiments described herein. An interfacial layer 615 may form between first conductive layer 610 and dielectric layer 620. In an embodiment, interfacial layer 615 may be limited to a relatively small thickness compared to dielectric layer 620, or to a thickness significantly less than dielectric layer 620 as to be effectively eliminated.

Dielectric layer 620 may be realized as a dielectric layer formed substantially of lanthanum aluminum oxide. Dielectric layer 620 may include one or more insulating layers in which at least one layer is substantially lanthanum aluminum oxide. In an embodiment, dielectric layer 620 containing a lanthanum aluminum oxide layer may include a lanthanide oxide layer contacting first conductive layer 610 or second conductive layer 630. Alternately, dielectric layer 620 containing a lanthanum aluminum oxide layer may include two lanthanide oxide layers, one contacting first conductive layer 610 and one contacting second conductive layer 630. However, lanthanide oxide dielectrics on a silicon substrate tend to lead to large flatband voltage shifts, which may be attributed to fixed oxide charges located near the interface between the lanthanide oxide layer and the silicon. The source of this fixed oxide charge may be due to an interface reaction of a metal gate, such as aluminum, with the lanthanum aluminum oxide on which the metal gate is disposed. This metal gate interface reaction may induce a portion of the fixed oxide charges. In an embodiment, a ruthenium metal layer, such as for a capacitor electrode, may be used to avoid or prevent a reaction between the gate metal and the lanthanide oxide layer used as a top layer or a bottom layer of dielectric layer 620. Generally, ruthenium is more inert than polysilicon and metals such as aluminum and tantalum, has a resistivity as low as 7.5 μΩcm, and has a melting point of 2450 C. In an embodiment, a conductive ruthenium oxide layer may be used as a conductive contact layer. The ruthenium metal layer and/or conductive ruthenium oxide layer may be deposited using physical vapor deposition, evaporation, sputtering, chemical vapor deposition, or metalorganic chemical vapor deposition. In an embodiment, second conductive layer 630 and/or first conductive layer 610 contain ruthenium and/or conductive ruthenium oxide. In an embodiment, second conductive layer 630 and/or first conductive layer 610 are formed substantially of a ruthenium metal. Alternately, second conductive layer 630 and/or first conductive layer 610 are formed substantially of conductive ruthenium oxide.

Embodiments for dielectric layer 620 containing an atomic layer deposited lanthanum aluminum oxide layer in a capacitor includes, but is not limited to, dielectrics in DRAM capacitors and dielectrics in capacitors in analog, radio frequency (RF), and mixed signal integrated circuits. As can be understood by those skilled in the art, in various embodiments for dielectric layer containing an atomic layer deposited lanthanum aluminum oxide layer and outer lanthanide layers, a ruthenium metal layer may be disposed on an outer lanthanide oxide layer as an electrode, gate, or direct conductive contact depending on the application of the lanthanum aluminum oxide dielectric as a various components of an electronic device in an integrated circuit and not limited to capacitors.

Various embodiments for a dielectric film containing atomic layer deposited lanthanum aluminum oxide may provide for enhanced device performance by providing devices with reduced leakage current. Such improvements in leakage current characteristics may be attained by forming one or more layers of an atomic layer deposited lanthanum aluminum oxide in a nanolaminate structure with other metal oxides including other lanthanide oxides and/or with other non-metal containing dielectrics. The transition from one layer of the nanolaminate to another layer of the nanolaminate provides further disruption to a tendency for an ordered structure in the nanolaminate stack. The term “nanolaminate” means a composite film of ultra thin layers of two or more materials in a layered stack, where the layers are alternating layers of materials of the composite film. Typically, each layer in a nanolaminate has a thickness of an order of magnitude in the nanometer range. Further, each individual material layer of the nanolaminate can have a thickness as low as a monolayer of the material or as high as 20 nanometers. In an embodiment, a nanolaminate contains alternating layers of lanthanum aluminum oxide and a lanthanide oxide. In an embodiment, a nanolaminate contains alternating layers of lanthanum aluminum oxide and aluminum oxide. In an embodiment, a nanolaminate contains alternating layers of lanthanum aluminum oxide, a lanthanide oxide, and aluminum lanthanum oxide.

FIG. 7 depicts a nanolaminate structure 700 for an embodiment of a dielectric structure including an atomic layer deposited lanthanum aluminum oxide layer dielectric film. Nanolaminate structure 700 includes a plurality of layers 705-1, 705-2 to 705-N, where at least one layer contains a lanthanum aluminum oxide layer formed by atomic layer deposition using a La(EtCp)3 precursor or a La(DPM)3 precursor. The other layers may be other dielectric layers or dielectric metal oxides including oxides of lanthanides La, Pr, Nd, Sm, Gd, Dy, Ce, Tb, Er, Eu, Lu, Tm, Ho, Pm, and/or Yb in stoichiometric form or in non-stoichiometric form. The sequencing of the layers depends on the application. The effective dielectric constant associated with nanolaminate structure 700 is that attributable to N capacitors in series, where each capacitor has a thickness defined by the thickness of the corresponding layer. By selecting each thickness and the composition of each layer, a nanolaminate structure can be engineered to have a predetermined dielectric constant. In an embodiment, nanolaminate structure 700 has conductive contacts 710 and 720 to provide electrical conductivity to the electronic device structure in which it is formed. Embodiments for structures such as nanolaminate structure 700 may be used as nanolaminate dielectrics in NROM flash memory devices as well as other integrated circuits.

Transistors, capacitors, and other devices having dielectric films containing atomic layer deposited lanthanum aluminum oxide layer formed by the methods described above may be implemented into memory devices and electronic systems including information handling devices. Embodiments of these information handling devices may include wireless systems, telecommunication systems, and computers. Further, embodiments of electronic devices having dielectric films containing an atomic layer deposited lanthanum aluminum oxide layer may be realized as integrated circuits.

FIG. 8 illustrates a diagram for an electronic system 800 having one or more devices having a dielectric layer containing an atomic layer deposited lanthanum aluminum oxide layer formed according to various embodiments. Electronic system 800 includes a controller 805, a bus 815, and an electronic device 825, where bus 815 provides electrical conductivity between controller 805 and electronic device 825. In various embodiments, controller 805 and/or electronic device 825 include an embodiment for a dielectric layer containing an atomic layer deposited lanthanum aluminum oxide layer as previously discussed herein. Electronic system 800 may include, but is not limited to, information handling devices, wireless systems, telecommunication systems, fiber optic systems, electro-optic systems, and computers.

FIG. 9 depicts a diagram of an embodiment of a system 900 having a controller 905 and a memory 925. Controller 905 and/or memory 925 may include an embodiment of a dielectric layer having an atomic layer deposited lanthanum aluminum oxide layer. System 900 also includes an electronic apparatus 935, and a bus 915, where bus 915 provides electrical conductivity between controller 905 and electronic apparatus 935, and between controller 905 and memory 925. Bus 915 may include an address, a data bus, and a control bus, each independently configured. Alternately, bus 915 may use common conductive lines for providing address, data, and/or control, the use of which is regulated by controller 905. In an embodiment, electronic apparatus 935 may be additional memory configured similar as memory 925. An embodiment may include an additional peripheral device or devices 945 coupled to bus 915. In an embodiment, controller 905 is a processor. In an embodiment, controller 905 is a processor having a memory. Any of controller 905, memory 925, bus 915, electronic apparatus 935, and peripheral device devices 945 may include a dielectric layer having an atomic layer deposited lanthanum aluminum oxide layer. System 900 may include, but is not limited to, information handling devices, telecommunication systems, and computers.

Peripheral devices 945 may include displays, additional storage memory, or other control devices that may operate in conjunction with controller 905. Alternately, peripheral devices 945 may include displays, additional storage memory, or other control devices that may operate in conjunction with controller 905 and/or memory 925.

Memory 925 may be realized as a memory device containing an atomic layer deposited lanthanum aluminum oxide layer. It will be understood that embodiments are equally applicable to any size and type of memory circuit and are not intended to be limited to a particular type of memory device. Memory types include a DRAM, SRAM (Static Random Access Memory) or Flash memories. Additionally, the DRAM could be a synchronous DRAM commonly referred to as SGRAM (Synchronous Graphics Random Access Memory), SDRAM (Synchronous Dynamic Random Access Memory), SDRAM II, and DDR SDRAM (Double Data Rate SDRAM), as well as Synchlink or Rambus DRAMs and other emerging DRAM technologies.

Formation of lanthanum aluminum oxide layers by an atomic layer deposition can be realized using a trisethylcyclopentadionatolanthanum precursor and/or a trisdipyvaloylmethanatolanthanum precursor to provide the lanthanum for the layer. Further, lanthanum aluminum oxide films formed by atomic layer deposition processed in relatively low temperatures can be amorphous and possess smooth surfaces. Such lanthanum aluminum oxide films can provide enhanced electrical properties due to their smoother surface resulting in reduced leakage current. Additionally, such dielectric layers provide a significantly thicker physical thickness than a silicon oxide layer having the same equivalent oxide thickness, where the increased thickness would also reduce leakage current. These properties of layers containing atomic layer deposited lanthanum aluminum oxide films allow for application as dielectric layers in numerous electronic devices and systems.

Capacitors, transistors, higher level ICs or devices including memory devices, and electronic systems are constructed utilizing the novel process for forming a dielectric film having an ultra thin equivalent oxide thickness, teq. Gate dielectric layers or films containing atomic layer deposited lanthanum aluminum oxide are formed having a dielectric constant (κ) substantially higher than that of silicon oxide, such that these dielectric films are capable of a teq thinner than SiO2 gate dielectrics of the same physical thickness. Alternately, the high dielectric constant relative to silicon dioxide allows the use of much larger physical thickness of these high-κ dielectric materials for the same teq of SiO2. Forming the relatively larger thickness aids in processing gate dielectrics and other dielectric layers in electronic devices and systems.

Although specific embodiments have been illustrated and described herein, it will be appreciated by those of ordinary skill in the art that any arrangement that is calculated to achieve the same purpose may be substituted for the specific embodiments shown. This application is intended to cover any adaptations or variations of embodiments of the present invention. It is to be understood that the above description is intended to be illustrative, and not restrictive, and that the phraseology or terminology employed herein is for the purpose of description and not of limitation. Combinations of the above embodiments and other embodiments will be apparent to those of skill in the art upon studying the above description. The scope of the present invention includes any other applications in which embodiment of the above structures and fabrication methods are used. The scope of the embodiments of the present invention should be determined with reference to the appended claims, along with the full scope of equivalents to which such claims are entitled.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3488633Apr 6, 1964Jan 6, 1970IbmAutomatic channel apparatus
US4058430Nov 25, 1975Nov 15, 1977Tuomo SuntolaMethod for producing compound thin films
US4413022Jun 21, 1979Nov 1, 1983Canon Kabushiki KaishaMethod for performing growth of compound thin films
US4641313Aug 28, 1984Feb 3, 1987Monash UniversityRoom temperature metal vapour laser
US4693211Dec 18, 1985Sep 15, 1987Dainippon Screen Mfg. Co., Ltd.Surface treatment apparatus
US4870923Jun 27, 1988Oct 3, 1989Dainippon Screen Mfg. Co., Ltd.Apparatus for treating the surfaces of wafers
US5049516Dec 15, 1989Sep 17, 1991Mitsubishi Denki Kabushiki KaishaMethod of manufacturing semiconductor memory device
US5055319Apr 2, 1990Oct 8, 1991The Regents Of The University Of CaliforniaControlled high rate deposition of metal oxide films
US5119329May 13, 1991Jun 2, 1992Radiant TechnologiesMemory cell based on ferro-electric non volatile variable resistive element
US5192871Oct 15, 1991Mar 9, 1993Motorola, Inc.Voltage variable capacitor having amorphous dielectric film
US5223001Nov 19, 1992Jun 29, 1993Tokyo Electron Kabushiki KaishaVacuum processing apparatus
US5426603Jan 25, 1994Jun 20, 1995Hitachi, Ltd.Dynamic RAM and information processing system using the same
US5439524Apr 5, 1993Aug 8, 1995Vlsi Technology, Inc.Plasma processing apparatus
US5445699Nov 4, 1993Aug 29, 1995Tokyo Electron Kyushu LimitedProcessing apparatus with a gas distributor having back and forth parallel movement relative to a workpiece support surface
US5478653Apr 4, 1994Dec 26, 1995Guenzer; Charles S.Bismuth titanate as a template layer for growth of crystallographically oriented silicon
US5496597Jul 20, 1994Mar 5, 1996Planar International Ltd.Method for preparing a multilayer structure for electroluminescent components
US5562952Apr 4, 1995Oct 8, 1996Nissin Electric Co., Ltd.Plasma-CVD method and apparatus
US5572052Jan 19, 1995Nov 5, 1996Mitsubishi Denki Kabushiki KaishaElectronic device using zirconate titanate and barium titanate ferroelectrics in insulating layer
US5674563Sep 14, 1994Oct 7, 1997Nissan Motor Co., Ltd.Method for ferroelectric thin film production
US5698022Aug 14, 1996Dec 16, 1997Advanced Technology Materials, Inc.Lanthanide/phosphorus precursor compositions for MOCVD of lanthanide/phosphorus oxide films
US5739524Jul 12, 1995Apr 14, 1998European Gas Turbines SaDynamic distance and position sensor and method of measuring the distance and the position of a surface using a sensor of this kind
US5749937Mar 14, 1995May 12, 1998Lockheed Idaho Technologies CompanyFast quench reactor and method
US5751021Apr 22, 1996May 12, 1998Sharp KkSemiconductor light-emitting device
US5777923Jun 17, 1996Jul 7, 1998Aplus Integrated Circuits, Inc.Flash memory read/write controller
US5792269Oct 31, 1995Aug 11, 1998Applied Materials, Inc.Gas distribution for CVD systems
US5801105Jun 14, 1996Sep 1, 1998Tdk CorporationMultilayer thin film, substrate for electronic device, electronic device, and preparation of multilayer oxide thin film
US5810923May 10, 1996Sep 22, 1998Tdk CorporationMethod for forming oxide thin film and the treatment of silicon substrate
US5814584Jun 30, 1995Sep 29, 1998The United States Of America As Represented By The Secretary Of The ArmyCompound in the series A2 MeSbO6 for use as substrates barrier-dielectric layers and passivating layers in high critical temperature superconducting devices
US5827571Sep 17, 1997Oct 27, 1998Hyundai Electronics Industries Co., Ltd.Hot-wall CVD method for forming a ferroelectric film
US5828080Aug 17, 1995Oct 27, 1998Tdk CorporationOxide thin film, electronic device substrate and electronic device
US5840897Jun 7, 1995Nov 24, 1998Advanced Technology Materials, Inc.Metal complex source reagents for chemical vapor deposition
US5916365Aug 16, 1996Jun 29, 1999Sherman; ArthurSequential chemical vapor deposition
US5923056Mar 12, 1998Jul 13, 1999Lucent Technologies Inc.Electronic components with doped metal oxide dielectric materials and a process for making electronic components with doped metal oxide dielectric materials
US5958140Jul 26, 1996Sep 28, 1999Tokyo Electron LimitedOne-by-one type heat-processing apparatus
US5981350May 29, 1998Nov 9, 1999Micron Technology, Inc.Method for forming high capacitance memory cells
US5998264Mar 11, 1999Dec 7, 1999Wu; Shye-LinMethod of forming high density flash memories with MIM structure
US5999454Aug 19, 1998Dec 7, 1999Lucent Technologies, Inc.Sense amplifier for flash memory
US6010969Oct 2, 1996Jan 4, 2000Micron Technology, Inc.Method of depositing films on semiconductor devices by using carboxylate complexes
US6019848Nov 13, 1996Feb 1, 2000Applied Materials, Inc.Lid assembly for high temperature processing chamber
US6020024Aug 4, 1997Feb 1, 2000Motorola, Inc.Method for forming high dielectric constant metal oxides
US6020243Jul 15, 1998Feb 1, 2000Texas Instruments IncorporatedZirconium and/or hafnium silicon-oxynitride gate dielectric
US6025225Jan 22, 1998Feb 15, 2000Micron Technology, Inc.Circuits with a trench capacitor having micro-roughened semiconductor surfaces and methods for forming the same
US6025627May 29, 1998Feb 15, 2000Micron Technology, Inc.Alternate method and structure for improved floating gate tunneling devices
US6027961Jun 30, 1998Feb 22, 2000Motorola, Inc.CMOS semiconductor devices and method of formation
US6034015May 14, 1998Mar 7, 2000Georgia Tech Research CorporationCeramic compositions for microwave wireless communication
US6059885Dec 16, 1997May 9, 2000Toshiba Ceramics Co., Ltd.Vapor deposition apparatus and method for forming thin film
US6060755Jul 19, 1999May 9, 2000Sharp Laboratories Of America, Inc.Aluminum-doped zirconium dielectric film transistor structure and deposition method for same
US6075691Aug 25, 1997Jun 13, 2000Lucent Technologies Inc.Thin film capacitors and process for making them
US6090636Feb 26, 1998Jul 18, 2000Micron Technology, Inc.Integrated circuits using optical waveguide interconnects formed through a semiconductor wafer and methods for forming same
US6110529Jun 7, 1995Aug 29, 2000Advanced Tech MaterialsMethod of forming metal films on a substrate by chemical vapor deposition
US6110544Mar 9, 1998Aug 29, 2000General Electric CompanyProtective coating by high rate arc plasma deposition
US6134175Aug 4, 1998Oct 17, 2000Micron Technology, Inc.Memory address decode array with vertical transistors
US6146976Dec 14, 1999Nov 14, 2000Infineon Technology AgMethod for producing bridged doped zones
US6150188Feb 26, 1998Nov 21, 2000Micron Technology Inc.Integrated circuits using optical fiber interconnects formed through a semiconductor wafer and methods for forming same
US6150724Mar 2, 1998Nov 21, 2000Motorola, Inc.Multi-chip semiconductor device and method for making the device by using multiple flip chip interfaces
US6173379May 14, 1996Jan 9, 2001Intel CorporationMemory device for a microprocessor register file having a power management scheme and method for copying information between memory sub-cells in a single clock cycle
US6174809Dec 15, 1998Jan 16, 2001Samsung Electronics, Co., Ltd.Method for forming metal layer using atomic layer deposition
US6191448Mar 7, 2000Feb 20, 2001Micron Technology, Inc.Memory cell with vertical transistor and buried word and body lines
US6198168Jan 20, 1998Mar 6, 2001Micron Technologies, Inc.Integrated circuits using high aspect ratio vias through a semiconductor wafer and method for forming same
US6200893Mar 11, 1999Mar 13, 2001Genus, IncRadical-assisted sequential CVD
US6203613Oct 19, 1999Mar 20, 2001International Business Machines CorporationAtomic layer deposition with nitrate containing precursors
US6207522Nov 23, 1998Mar 27, 2001Microcoating TechnologiesFormation of thin film capacitors
US6207589Feb 29, 2000Mar 27, 2001Sharp Laboratories Of America, Inc.Method of forming a doped metal oxide dielectric film
US6210999Dec 4, 1998Apr 3, 2001Advanced Micro Devices, Inc.Method and test structure for low-temperature integration of high dielectric constant gate dielectrics into self-aligned semiconductor devices
US6211035Sep 9, 1999Apr 3, 2001Texas Instruments IncorporatedIntegrated circuit and method
US6217645Sep 2, 1999Apr 17, 2001Micron Technology, IncMethod of depositing films by using carboxylate complexes
US6225237Sep 1, 1998May 1, 2001Micron Technology, Inc.Method for forming metal-containing films using metal complexes with chelating O- and/or N-donor ligands
US6230651Dec 30, 1998May 15, 2001Lam Research CorporationGas injection system for plasma processing
US6270835Oct 7, 1999Aug 7, 2001Microcoating Technologies, Inc.Formation of this film capacitors
US6273951Jun 16, 1999Aug 14, 2001Micron Technology, Inc.Precursor mixtures for use in preparing layers on substrates
US6274937Feb 1, 1999Aug 14, 2001Micron Technology, Inc.Silicon multi-chip module packaging with integrated passive components and method of making
US6281042Aug 31, 1998Aug 28, 2001Micron Technology, Inc.Structure and method for a high performance electronic packaging assembly
US6289842Jun 18, 1999Sep 18, 2001Structured Materials Industries Inc.Plasma enhanced chemical vapor deposition system
US6294420Jan 28, 1998Sep 25, 2001Texas Instruments IncorporatedIntegrated circuit capacitor
US6294813Feb 15, 2000Sep 25, 2001Micron Technology, Inc.Information handling system having improved floating gate tunneling devices
US6297103Feb 28, 2000Oct 2, 2001Micron Technology, Inc.Structure and method for dual gate oxide thicknesses
US6297539Jul 6, 2000Oct 2, 2001Sharp Laboratories Of America, Inc.Doped zirconia, or zirconia-like, dielectric film transistor structure and deposition method for same
US6313035May 31, 1996Nov 6, 2001Micron Technology, Inc.Chemical vapor deposition using organometallic precursors
US6317357May 8, 1999Nov 13, 2001Micron Technology, Inc.Vertical bipolar read access for low voltage memory cell
US6323081Sep 3, 1998Nov 27, 2001Micron Technology, Inc.Diffusion barrier layers and methods of forming same
US6323511Aug 24, 1999Nov 27, 2001Micron Technology, Inc.Structures including low carbon/oxygen conductive layers
US6329286Apr 27, 1999Dec 11, 2001Micron Technology, Inc.Methods for forming conformal iridium layers on substrates
US6331465Feb 15, 2000Dec 18, 2001Micron Technology, Inc.Alternate method and structure for improved floating gate tunneling devices using textured surface
US6342445May 15, 2000Jan 29, 2002Micron Technology, Inc.Method for fabricating an SrRuO3 film
US6347749Feb 9, 2000Feb 19, 2002Moore Epitaxial, Inc.Semiconductor processing reactor controllable gas jet assembly
US6350704Oct 14, 1997Feb 26, 2002Micron Technology Inc.Porous silicon oxycarbide integrated circuit insulator
US6352591Jul 11, 2000Mar 5, 2002Applied Materials, Inc.Methods and apparatus for shallow trench isolation
US6365470Dec 29, 2000Apr 2, 2002Secretary Of Agency Of Industrial Science And TechnologyMethod for manufacturing self-matching transistor
US6368398Jan 19, 2001Apr 9, 2002Micron Technology, Inc.Method of depositing films by using carboxylate complexes
US6380579Apr 11, 2000Apr 30, 2002Samsung Electronics Co., Ltd.Capacitor of semiconductor device
US6381124Jan 19, 2000Apr 30, 2002Emc CorporationHandheld computer system
US6381168Feb 4, 2000Apr 30, 2002Micron Technology, Inc.Circuits and methods for a memory cell with a trench plate trench capacitor and a vertical bipolar read device
US6383861Feb 18, 1999May 7, 2002Micron Technology, Inc.Method of fabricating a dual gate dielectric
US6387712Dec 3, 1999May 14, 2002Tdk CorporationProcess for preparing ferroelectric thin films
US6392257Feb 10, 2000May 21, 2002Motorola Inc.Semiconductor structure, semiconductor device, communicating device, integrated circuit, and process for fabricating the same
US6395650Oct 23, 2000May 28, 2002International Business Machines CorporationMethods for forming metal oxide layers with enhanced purity
US6399979Jun 16, 2000Jun 4, 2002Micron Technology, Inc.Memory cell having a vertical transistor with buried source/drain and dual gates
US6403414Aug 7, 2001Jun 11, 2002Micron Technology, Inc.Method for producing low carbon/oxygen conductive layers
US6404027Feb 7, 2000Jun 11, 2002Agere Systems Guardian Corp.High dielectric constant gate oxides for silicon-based devices
US6407427Nov 6, 2000Jun 18, 2002Hyundai Electronics Industries Co., Ltd.SOI wafer device and a method of fabricating the same
US6417537Jan 18, 2000Jul 9, 2002Micron Technology, Inc.Metal oxynitride capacitor barrier layer
US6418050Jul 27, 2001Jul 9, 2002Micron Technology, Inc.Circuits and methods for a memory cell with a trench plate trench capacitor and a vertical bipolar read device
US6420279Jun 28, 2001Jul 16, 2002Sharp Laboratories Of America, Inc.Methods of using atomic layer deposition to deposit a high dielectric constant material on a substrate
US6423613Nov 10, 1998Jul 23, 2002Micron Technology, Inc.Low temperature silicon wafer bond process with bulk material bond strength
US6426292Feb 22, 2001Jul 30, 2002Micron Technology, Inc.Methods for forming iridium and platinum containing films on substrates
US6429065Jul 27, 2001Aug 6, 2002Micron Technology, Inc.Circuits and methods for a memory cell with a trench plate trench capacitor and a vertical bipolar read device
US6433993Mar 31, 1999Aug 13, 2002Microcoating Technologies, Inc.Formation of thin film capacitors
US6434041Jul 27, 2001Aug 13, 2002Micron Technology, Inc.Circuits and methods for a memory cell with a trench plate trench capacitor and a vertical bipolar read device
US6441417Mar 28, 2001Aug 27, 2002Sharp Laboratories Of America, Inc.Single c-axis PGO thin film on ZrO2 for non-volatile memory applications and methods of making the same
US6444592Jun 20, 2000Sep 3, 2002International Business Machines CorporationInterfacial oxidation process for high-k gate dielectric process integration
US6451641Feb 27, 2002Sep 17, 2002Advanced Micro Devices, Inc.Non-reducing process for deposition of polysilicon gate electrode over high-K gate dielectric material
US6451695Dec 22, 2000Sep 17, 2002Genus, Inc.Radical-assisted sequential CVD
US6452119Sep 27, 1997Sep 17, 2002Elma Electronic AgRotary switch with keying function
US6452229Feb 21, 2002Sep 17, 2002Advanced Micro Devices, Inc.Ultra-thin fully depleted SOI device with T-shaped gate and method of fabrication
US6454912Mar 15, 2001Sep 24, 2002Micron Technology, Inc.Method and apparatus for the fabrication of ferroelectric films
US6455330Jan 28, 2002Sep 24, 2002Taiwan Semiconductor Manufacturing CompanyMethods to create high-k dielectric gate electrodes with backside cleaning
US6455717Aug 28, 2000Sep 24, 2002Micron Technology, Inc.Metal complexes with chelating O-and/or N-donor ligands
US6458701Oct 12, 2000Oct 1, 2002Samsung Electronics Co., Ltd.Method for forming metal layer of semiconductor device using metal halide gas
US6465298Feb 22, 2000Oct 15, 2002Micron Technology, Inc.Method of fabricating a semiconductor-on-insulator memory cell with buried word and body lines
US6465334Oct 5, 2000Oct 15, 2002Advanced Micro Devices, Inc.Enhanced electroless deposition of dielectric precursor materials for use in in-laid gate MOS transistors
US6465853May 8, 2001Oct 15, 2002Motorola, Inc.Method for making semiconductor device
US6476434May 16, 2000Nov 5, 2002Micron Tecnology, Inc.4 F2 folded bit line dram cell structure having buried bit and word lines
US6482740May 15, 2001Nov 19, 2002Asm Microchemistry OyMethod of growing electrical conductors by reducing metal oxide film with organic compound containing -OH, -CHO, or -COOH
US6486027Mar 8, 2000Nov 26, 2002Micron Technology, Inc.Field programmable logic arrays with vertical transistors
US6486703Jan 8, 2001Nov 26, 2002Micron Technology, Inc.Programmable logic array with vertical transistors
US6492233Feb 20, 2001Dec 10, 2002Micron Technology, Inc.Memory cell with vertical transistor and buried word and body lines
US6495436Feb 9, 2001Dec 17, 2002Micron Technology, Inc.Formation of metal oxide gate dielectric
US6495437Feb 9, 2001Dec 17, 2002Advanced Micro Devices, Inc.Low temperature process to locally form high-k gate dielectrics
US6495458Aug 7, 2001Dec 17, 2002Micron Technology, Inc.Method for producing low carbon/oxygen conductive layers
US6498065Aug 30, 2000Dec 24, 2002Micron Technology, Inc.Memory address decode array with vertical transistors
US6500499Mar 10, 2000Dec 31, 2002Air Products And Chemicals, Inc.Deposition and annealing of multicomponent ZrSnTi and HfSnTi oxide thin films using solventless liquid mixture of precursors
US6504214Jan 11, 2002Jan 7, 2003Advanced Micro Devices, Inc.MOSFET device having high-K dielectric layer
US6506666Dec 6, 2001Jan 14, 2003Micron Technology, Inc.Method of fabricating an SrRuO3 film
US6509234Jul 22, 2002Jan 21, 2003Advanced Micro Devices, Inc.Method of fabricating an ultra-thin fully depleted SOI device with T-shaped gate
US6509280Feb 13, 2002Jan 21, 2003Samsung Electronics Co., Ltd.Method for forming a dielectric layer of a semiconductor device
US6514808Nov 30, 2001Feb 4, 2003Motorola, Inc.Transistor having a high K dielectric and short gate length and method therefor
US6514820Aug 29, 2001Feb 4, 2003Micron Technology, Inc.Method for forming single electron resistor memory
US6514828Apr 20, 2001Feb 4, 2003Micron Technology, Inc.Method of fabricating a highly reliable gate oxide
US6515510Jan 8, 2001Feb 4, 2003Micron Technology, Inc.Programmable logic array with vertical transistors
US6518615Aug 20, 1998Feb 11, 2003Micron Technology, Inc.Method and structure for high capacitance memory cells
US6518634Sep 1, 2000Feb 11, 2003Motorola, Inc.Strontium nitride or strontium oxynitride gate dielectric
US6526191Aug 21, 2000Feb 25, 2003Micron Technology, Inc.Integrated circuits using optical fiber interconnects formed through a semiconductor wafer and methods for forming same
US6527866Feb 9, 2000Mar 4, 2003Conductus, Inc.Apparatus and method for deposition of thin films
US6528858Jan 11, 2002Mar 4, 2003Advanced Micro Devices, Inc.MOSFETs with differing gate dielectrics and method of formation
US6531324Mar 28, 2001Mar 11, 2003Sharp Laboratories Of America, Inc.MFOS memory transistor & method of fabricating same
US6531354Jan 17, 2001Mar 11, 2003North Carolina State UniversityLanthanum oxide-based gate dielectrics for integrated circuit field effect transistors
US6534357Nov 9, 2000Mar 18, 2003Micron Technology, Inc.Methods for forming conductive structures and structures regarding same
US6534420Jul 18, 2001Mar 18, 2003Micron Technology, Inc.Methods for forming dielectric materials and methods for forming semiconductor devices
US6537613Apr 10, 2000Mar 25, 2003Air Products And Chemicals, Inc.Process for metal metalloid oxides and nitrides with compositional gradients
US6538330Mar 23, 2000Mar 25, 2003Micron Technology, Inc.Multilevel semiconductor-on-insulator structures and circuits
US6540214Dec 28, 2001Apr 1, 2003Barber Manufacturing Company, Inc.Coil spring assembly
US6541079Oct 25, 1999Apr 1, 2003International Business Machines CorporationEngineered high dielectric constant oxide and oxynitride heterostructure gate dielectrics by an atomic beam deposition technique
US6541280Mar 20, 2001Apr 1, 2003Motorola, Inc.High K dielectric film
US6542229Sep 12, 2001Apr 1, 2003Peter J. KalalSensors, methods of manufacture and sensing methods
US6544846Apr 15, 2002Apr 8, 2003Micron Technology, Inc.Method of manufacturing a single electron resistor memory device
US6551929Jun 28, 2000Apr 22, 2003Applied Materials, Inc.Bifurcated deposition process for depositing refractory metal layers employing atomic layer deposition and chemical vapor deposition techniques
US6552383May 11, 2001Apr 22, 2003Micron Technology, Inc.Integrated decoupling capacitors
US6552388Jun 14, 2002Apr 22, 2003Texas Instruments IncorporatedHafnium nitride gate dielectric
US6555879Jan 11, 2002Apr 29, 2003Advanced Micro Devices, Inc.SOI device with metal source/drain and method of fabrication
US6559014Oct 15, 2001May 6, 2003Advanced Micro Devices, Inc.Preparation of composite high-K / standard-K dielectrics for semiconductor devices
US6562491Oct 15, 2001May 13, 2003Advanced Micro Devices, Inc.Preparation of composite high-K dielectrics
US6570248Aug 8, 2001May 27, 2003Micron Technology, Inc.Structure and method for a high-performance electronic packaging assembly
US6586792Mar 15, 2001Jul 1, 2003Micron Technology, Inc.Structures, methods, and systems for ferroelectric memory transistors
US6590252Aug 6, 2001Jul 8, 2003Matsushita Electric Industrial Co., Ltd.Semiconductor device with oxygen diffusion barrier layer termed from composite nitride
US6596583Oct 29, 2001Jul 22, 2003Micron Technology, Inc.Methods for forming and integrated circuit structures containing ruthenium and tungsten containing layers
US6597037Sep 26, 2000Jul 22, 2003Micron Technology, Inc.Programmable memory address decode array with vertical transistors
US6602720Mar 28, 2001Aug 5, 2003Sharp Laboratories Of America, Inc.Single transistor ferroelectric transistor structure with high-K insulator and method of fabricating same
US6608378Aug 26, 2002Aug 19, 2003Micron Technology, Inc.Formation of metal oxide gate dielectric
US6613656Feb 13, 2001Sep 2, 2003Micron Technology, Inc.Sequential pulse deposition
US6617634Feb 12, 2002Sep 9, 2003Micron Technology, Inc.RuSixOy-containing adhesion layers and process for fabricating the same
US6617639Jun 21, 2002Sep 9, 2003Advanced Micro Devices, Inc.Use of high-K dielectric material for ONO and tunnel oxide to improve floating gate flash memory coupling
US6632279Oct 13, 2000Oct 14, 2003Asm Microchemistry, OyMethod for growing thin oxide films
US6638810Nov 5, 2001Oct 28, 2003Applied Materials, Inc.Tantalum nitride CVD deposition by tantalum oxide densification
US6638859Sep 27, 2002Oct 28, 2003Genus, Inc.Apparatus and method to achieve continuous interface and ultrathin film during atomic layer deposition
US6642567Aug 31, 2000Nov 4, 2003Micron Technology, Inc.Devices containing zirconium-platinum-containing materials and methods for preparing such materials and devices
US6642573Mar 13, 2002Nov 4, 2003Advanced Micro Devices, Inc.Use of high-K dielectric material in modified ONO structure for semiconductor devices
US6645882Jan 17, 2002Nov 11, 2003Advanced Micro Devices, Inc.Preparation of composite high-K/standard-K dielectrics for semiconductor devices
US6646307Feb 21, 2002Nov 11, 2003Advanced Micro Devices, Inc.MOSFET having a double gate
US6652924May 24, 2001Nov 25, 2003Licensee For Microelectronics: Asm America, Inc.Sequential chemical vapor deposition
US6653209Sep 28, 2000Nov 25, 2003Canon Kabushiki KaishaMethod of producing silicon thin film, method of constructing SOI substrate and semiconductor device
US6656764May 15, 2002Dec 2, 2003Taiwan Semiconductor Manufacturing CompanyProcess for integration of a high dielectric constant gate insulator layer in a CMOS device
US6660631Aug 31, 2000Dec 9, 2003Micron Technology, Inc.Devices containing platinum-iridium films and methods of preparing such films and devices
US6660660Aug 31, 2001Dec 9, 2003Asm International, Nv.Methods for making a dielectric stack in an integrated circuit
US6661058Feb 11, 2002Dec 9, 2003Micron Technology, Inc.Highly reliable gate oxide and method of fabrication
US6673701Aug 27, 2002Jan 6, 2004Micron Technology, Inc.Atomic layer deposition methods
US6682602Aug 19, 2002Jan 27, 2004Micron Technology, Inc.Chemical vapor deposition systems including metal complexes with chelating O- and/or N-donor ligands
US6686212Oct 31, 2002Feb 3, 2004Sharp Laboratories Of America, Inc.Method to deposit a stacked high-κ gate dielectric for CMOS applications
US6689660Mar 17, 2000Feb 10, 2004Micron Technology, Inc.4 F2 folded bit line DRAM cell structure having buried bit and word lines
US6690055Aug 30, 2000Feb 10, 2004Micron Technology, Inc.Devices containing platinum-rhodium layers and methods
US6699747Nov 18, 2002Mar 2, 2004Infineon Technologies AgMethod for increasing the capacitance in a storage trench
US6709978Mar 6, 2001Mar 23, 2004Micron Technology, Inc.Method for forming integrated circuits using high aspect ratio vias through a semiconductor wafer
US6709989Jun 21, 2001Mar 23, 2004Motorola, Inc.Method for fabricating a semiconductor structure including a metal oxide interface with silicon
US6710538Aug 26, 1998Mar 23, 2004Micron Technology, Inc.Field emission display having reduced power requirements and method
US6713846Jan 25, 2002Mar 30, 2004Aviza Technology, Inc.Multilayer high κ dielectric films
US6723577Aug 30, 2000Apr 20, 2004Micron Technology, Inc.Method of forming an optical fiber interconnect through a semiconductor wafer
US6728092Mar 30, 2001Apr 27, 2004Shipley-Company, L.L.C.Formation of thin film capacitors
US6730163Mar 14, 2002May 4, 2004Micron Technology, Inc.Aluminum-containing material and atomic layer deposition methods
US6730164Aug 28, 2002May 4, 2004Micron Technology, Inc.Systems and methods for forming strontium- and/or barium-containing layers
US6730575Aug 30, 2001May 4, 2004Micron Technology, Inc.Methods of forming perovskite-type material and capacitor dielectric having perovskite-type crystalline structure
US6754108Aug 30, 2001Jun 22, 2004Micron Technology, Inc.DRAM cells with repressed floating gate memory, low tunnel barrier interpoly insulators
US6756298Aug 1, 2002Jun 29, 2004Micron Technology, Inc.Methods and apparatus for making integrated-circuit wiring from copper, silver, gold, and other metals
US6764901Apr 17, 2000Jul 20, 2004Micron Technology, Inc.Circuit and method for a folded bit line memory cell with vertical transistor and trench capacitor
US6767582Oct 12, 2000Jul 27, 2004Asm International NvMethod of modifying source chemicals in an ald process
US6767795Jan 17, 2002Jul 27, 2004Micron Technology, Inc.Highly reliable amorphous high-k gate dielectric ZrOXNY
US6768175Sep 24, 1999Jul 27, 2004Asahi Kasei Kabushiki KaishaSemiconductor substrate and its production method, semiconductor device comprising the same and its production method
US6770536Oct 3, 2002Aug 3, 2004Agere Systems Inc.Process for semiconductor device fabrication in which a insulating layer is formed on a semiconductor substrate
US6774050Jan 31, 2003Aug 10, 2004Micron Technology, Inc.Doped aluminum oxide dielectrics
US6777353Apr 8, 2003Aug 17, 2004Asm Microchemistry OyProcess for producing oxide thin films
US6777715Jul 18, 2000Aug 17, 2004Micron Technology, Inc.Integrated circuits using optical waveguide interconnects formed through a semiconductor wafer and methods for forming same
US6778441Aug 30, 2001Aug 17, 2004Micron Technology, Inc.Integrated circuit memory device and method
US6780704Dec 3, 1999Aug 24, 2004Asm International NvConformal thin films over textured capacitor electrodes
US6784049Aug 28, 2002Aug 31, 2004Micron Technology, Inc.Method for forming refractory metal oxide layers with tetramethyldisiloxane
US6787370Dec 16, 2002Sep 7, 2004Micron Technology, Inc.Method of forming a weak ferroelectric transistor
US6787413Jun 17, 2002Sep 7, 2004Micron Technology, Inc.Capacitor structure forming methods
US6787421Aug 15, 2002Sep 7, 2004Freescale Semiconductor, Inc.Method for forming a dual gate oxide device using a metal oxide and resulting device
US6790791Aug 15, 2002Sep 14, 2004Micron Technology, Inc.Lanthanide doped TiOx dielectric films
US6794284Aug 28, 2002Sep 21, 2004Micron Technology, Inc.Systems and methods for forming refractory metal nitride layers using disilazanes
US6794315Mar 6, 2003Sep 21, 2004Board Of Trustees Of The University Of IllinoisUltrathin oxide films on semiconductors
US6794709Aug 30, 2001Sep 21, 2004Micron Technology, Inc.Structure and method for dual gate oxide thicknesses
US6800567Aug 22, 2002Oct 5, 2004Hynix Semiconductor Inc.Method for forming polyatomic layers
US6803311Dec 27, 2002Oct 12, 2004Hynix Semiconductor Inc.Method for forming metal films
US6803326Jul 20, 2001Oct 12, 2004Micron Technology, Inc.Porous silicon oxycarbide integrated circuit insulator
US6804136Jun 21, 2002Oct 12, 2004Micron Technology, Inc.Write once read only memory employing charge trapping in insulators
US6806211Aug 10, 2001Oct 19, 2004Tokyo Electron LimitedDevice and method for processing substrate
US6808978Dec 30, 2002Oct 26, 2004Hynix Semiconductor Inc.Method for fabricating metal electrode with atomic layer deposition (ALD) in semiconductor device
US6812100Mar 13, 2002Nov 2, 2004Micron Technology, Inc.Evaporation of Y-Si-O films for medium-k dielectrics
US6812513Feb 3, 2003Nov 2, 2004Micron Technology, Inc.Method and structure for high capacitance memory cells
US6812516Aug 28, 2002Nov 2, 2004Micron Technology, Inc.Field programmable logic arrays with vertical transistors
US6818937Jun 4, 2002Nov 16, 2004Micron Technology, Inc.Memory cell having a vertical transistor with buried source/drain and dual gates
US6831315Feb 22, 2001Dec 14, 2004Asm International N.V.Conformal thin films over textured capacitor electrodes
US6833285Sep 12, 2000Dec 21, 2004Micron Technology, Inc.Method of making a chip packaging device having an interposer
US6833308Aug 30, 2001Dec 21, 2004Micron Technology, Inc.Structure and method for dual gate oxide thicknesses
US6835111Nov 26, 2001Dec 28, 2004Micron Technology, Inc.Field emission display having porous silicon dioxide layer
US6844203Aug 30, 2001Jan 18, 2005Micron Technology, Inc.Gate oxides, and methods of forming
US6844260Jan 30, 2003Jan 18, 2005Micron Technology, Inc.Insitu post atomic layer deposition destruction of active species
US6844604Feb 2, 2001Jan 18, 2005Samsung Electronics Co., Ltd.Dielectric layer for semiconductor device and method of manufacturing the same
US6852167Mar 1, 2001Feb 8, 2005Micron Technology, Inc.Methods, systems, and apparatus for uniform chemical-vapor depositions
US6858120Aug 9, 2002Feb 22, 2005Micron Technology, Inc.Method and apparatus for the fabrication of ferroelectric films
US6858444Jun 20, 2003Feb 22, 2005Micron Technology, Inc.Method for making a ferroelectric memory transistor
US6863725Feb 4, 2003Mar 8, 2005Micron Technology, Inc.Method of forming a Ta2O5 comprising layer
US6864191Dec 27, 2002Mar 8, 2005Hynix Semiconductor Inc.Hydrogen barrier layer and method for fabricating semiconductor device having the same
US6878624Sep 30, 2003Apr 12, 2005International Business Machines CorporationPre-anneal of CoSi, to prevent formation of amorphous layer between Ti-O-N and CoSi
US6884739Aug 15, 2002Apr 26, 2005Micron Technology Inc.Lanthanide doped TiOx dielectric films by plasma oxidation
US6888739Jun 21, 2002May 3, 2005Micron Technology Inc.Nanocrystal write once read only memory for archival storage
US6893984Feb 20, 2002May 17, 2005Micron Technology Inc.Evaporated LaA1O3 films for gate dielectrics
US6900122Dec 20, 2001May 31, 2005Micron Technology, Inc.Low-temperature grown high-quality ultra-thin praseodymium gate dielectrics
US6914800Aug 31, 2004Jul 5, 2005Micron Technology, Inc.Structures, methods, and systems for ferroelectric memory transistors
US6919266Jul 24, 2001Jul 19, 2005Micron Technology, Inc.Copper technology for ULSI metallization
US6921702Jul 30, 2002Jul 26, 2005Micron Technology Inc.Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics
US6930059Feb 27, 2003Aug 16, 2005Sharp Laboratories Of America, Inc.Method for depositing a nanolaminate film by atomic layer deposition
US6930346Aug 31, 2004Aug 16, 2005Micron Technology, Inc.Evaporation of Y-Si-O films for medium-K dielectrics
US6950340Aug 10, 2004Sep 27, 2005Micron Technology, Inc.Asymmetric band-gap engineered nonvolatile memory device
US6952032Aug 31, 2004Oct 4, 2005Micron Technology, Inc.Programmable array logic or memory devices with asymmetrical tunnel barriers
US6953730Dec 20, 2001Oct 11, 2005Micron Technology, Inc.Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics
US6958300Aug 28, 2002Oct 25, 2005Micron Technology, Inc.Systems and methods for forming metal oxides using metal organo-amines and metal organo-oxides
US6958302Dec 4, 2002Oct 25, 2005Micron Technology, Inc.Atomic layer deposited Zr-Sn-Ti-O films using TiI4
US6960538Aug 21, 2002Nov 1, 2005Micron Technology, Inc.Composite dielectric forming methods and composite dielectrics
US6967159Aug 28, 2002Nov 22, 2005Micron Technology, Inc.Systems and methods for forming refractory metal nitride layers using organic amines
US6979855Jan 27, 2004Dec 27, 2005Micron Technology, Inc.High-quality praseodymium gate dielectrics
US6984592Aug 28, 2002Jan 10, 2006Micron Technology, Inc.Systems and methods for forming metal-doped alumina
US6989565Oct 31, 2003Jan 24, 2006Lsi Logic CorporationMemory device having an electron trapping layer in a high-K dielectric gate stack
US6989573Oct 10, 2003Jan 24, 2006Micron Technology, Inc.Lanthanide oxide/zirconium oxide atomic layer deposited nanolaminate gate dielectrics
US6995081Aug 28, 2002Feb 7, 2006Micron Technology, Inc.Systems and methods for forming tantalum silicide layers
US7026694Aug 31, 2004Apr 11, 2006Micron Technology, Inc.Lanthanide doped TiOx dielectric films by plasma oxidation
US7030042Aug 28, 2002Apr 18, 2006Micron Technology, Inc.Systems and methods for forming tantalum oxide layers and tantalum precursor compounds
US7041609Aug 28, 2002May 9, 2006Micron Technology, Inc.Systems and methods for forming metal oxides using alcohols
US7045430May 2, 2002May 16, 2006Micron Technology Inc.Atomic layer-deposited LaAlO3 films for gate dielectrics
US7049192Jun 24, 2003May 23, 2006Micron Technology, Inc.Lanthanide oxide / hafnium oxide dielectrics
US7064058Jan 30, 2004Jun 20, 2006Micron Technology, Inc.Low-temperature growth high-quality ultra-thin praseodymium gate dieletrics
US7068544Aug 30, 2001Jun 27, 2006Micron Technology, Inc.Flash memory with low tunnel barrier interpoly insulators
US7077902Apr 13, 2004Jul 18, 2006Micron Technology, Inc.Atomic layer deposition methods
US7081421Aug 26, 2004Jul 25, 2006Micron Technology, Inc.Lanthanide oxide dielectric layer
US7084078Aug 29, 2002Aug 1, 2006Micron Technology, Inc.Atomic layer deposited lanthanide doped TiOx dielectric films
US7087481Aug 28, 2002Aug 8, 2006Micron Technology, Inc.Systems and methods for forming metal oxides using metal compounds containing aminosilane ligands
US7101813Dec 4, 2002Sep 5, 2006Micron Technology Inc.Atomic layer deposited Zr-Sn-Ti-O films
US7112485Aug 28, 2002Sep 26, 2006Micron Technology, Inc.Systems and methods for forming zirconium and/or hafnium-containing layers
US7112841Feb 18, 2004Sep 26, 2006Micron Technology, Inc.Graded composition metal oxide tunnel barrier interpoly insulators
US7115166Apr 21, 2004Oct 3, 2006Micron Technology, Inc.Systems and methods for forming strontium- and/or barium-containing layers
US7115528Apr 29, 2003Oct 3, 2006Micron Technology, Inc.Systems and method for forming silicon oxide layers
US7122464Aug 30, 2004Oct 17, 2006Micron Technology, Inc.Systems and methods of forming refractory metal nitride layers using disilazanes
US7125815Jul 7, 2003Oct 24, 2006Micron Technology, Inc.Methods of forming a phosphorous doped silicon dioxide comprising layer
US7129553Aug 31, 2004Oct 31, 2006Micron Technology, Inc.Lanthanide oxide/hafnium oxide dielectrics
US7135369Mar 31, 2003Nov 14, 2006Micron Technology, Inc.Atomic layer deposited ZrAlxOy dielectric layers including Zr4AlO9
US7135421Jun 5, 2002Nov 14, 2006Micron Technology, Inc.Atomic layer-deposited hafnium aluminum oxide
US7135734Jun 21, 2002Nov 14, 2006Micron Technology, Inc.Graded composition metal oxide tunnel barrier interpoly insulators
US7160577May 2, 2002Jan 9, 2007Micron Technology, Inc.Methods for atomic-layer deposition of aluminum oxides in integrated circuits
US7169673Jun 9, 2005Jan 30, 2007Micron Technology, Inc.Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics
US7183186Apr 22, 2003Feb 27, 2007Micro Technology, Inc.Atomic layer deposited ZrTiO4 films
US7192824Jun 24, 2003Mar 20, 2007Micron Technology, Inc.Lanthanide oxide / hafnium oxide dielectric layers
US7192892Mar 4, 2003Mar 20, 2007Micron Technology, Inc.Atomic layer deposited dielectric layers
US7195999Jul 7, 2005Mar 27, 2007Micron Technology, Inc.Metal-substituted transistor gates
US7196007Aug 30, 2004Mar 27, 2007Micron Technology, Inc.Systems and methods of forming refractory metal nitride layers using disilazanes
US7199023Aug 28, 2002Apr 3, 2007Micron Technology, Inc.Atomic layer deposited HfSiON dielectric films wherein each precursor is independendently pulsed
US7205218Jun 5, 2002Apr 17, 2007Micron Technology, Inc.Method including forming gate dielectrics having multiple lanthanide oxide layers
US7205620Jun 9, 2004Apr 17, 2007Micron Technology, Inc.Highly reliable amorphous high-k gate dielectric ZrOxNy
US7208804Aug 31, 2004Apr 24, 2007Micron Technology, Inc.Crystalline or amorphous medium-K gate oxides, Y203 and Gd203
US7211492Aug 31, 2005May 1, 2007Micron Technology, Inc.Self aligned metal gates on high-k dielectrics
US7214994Jun 13, 2006May 8, 2007Micron Technology, Inc.Self aligned metal gates on high-k dielectrics
US7217643Feb 24, 2005May 15, 2007Freescale Semiconductors, Inc.Semiconductor structures and methods for fabricating semiconductor structures comprising high dielectric constant stacked structures
US7221017Jul 8, 2002May 22, 2007Micron Technology, Inc.Memory utilizing oxide-conductor nanolaminates
US7221586Jul 8, 2002May 22, 2007Micron Technology, Inc.Memory utilizing oxide nanolaminates
US7235501 *Dec 13, 2004Jun 26, 2007Micron Technology, Inc.Lanthanum hafnium oxide dielectrics
US7235854Feb 27, 2004Jun 26, 2007Micron Technology, Inc.Lanthanide doped TiOx dielectric films
US7250367Sep 1, 2004Jul 31, 2007Micron Technology, Inc.Deposition methods using heteroleptic precursors
US7253122Aug 28, 2002Aug 7, 2007Micron Technology, Inc.Systems and methods for forming metal oxides using metal diketonates and/or ketoimines
US7259434Aug 31, 2004Aug 21, 2007Micron Technology, Inc.Highly reliable amorphous high-k gate oxide ZrO2
US7271077Dec 12, 2003Sep 18, 2007Micron Technology, Inc.Deposition methods with time spaced and time abutting precursor pulses
US7294556Jan 7, 2005Nov 13, 2007Micron Technology, Inc.Method of forming trench isolation in the fabrication of integrated circuitry
US7300870Aug 29, 2005Nov 27, 2007Micron Technology, Inc.Systems and methods of forming refractory metal nitride layers using organic amines
US7312494Aug 31, 2004Dec 25, 2007Micron Technology, Inc.Lanthanide oxide / hafnium oxide dielectric layers
US7323424Jun 29, 2004Jan 29, 2008Micron Technology, Inc.Semiconductor constructions comprising cerium oxide and titanium oxide
US7326980Aug 31, 2004Feb 5, 2008Micron Technology, Inc.Devices with HfSiON dielectric films which are Hf-O rich
US7332442Jul 12, 2006Feb 19, 2008Micron Technology, Inc.Systems and methods for forming metal oxide layers
US7365027Mar 29, 2005Apr 29, 2008Micron Technology, Inc.ALD of amorphous lanthanide doped TiOx films
US7368402Aug 23, 2004May 6, 2008Micron Technology, Inc.Systems and methods for forming tantalum oxide layers and tantalum precursor compounds
US7374617Apr 25, 2002May 20, 2008Micron Technology, Inc.Atomic layer deposition methods and chemical vapor deposition methods
US7374964Feb 10, 2005May 20, 2008Micron Technology, Inc.Atomic layer deposition of CeO2/Al2O3 films as gate dielectrics
US7388246Jun 29, 2006Jun 17, 2008Micron Technology, Inc.Lanthanide doped TiOx dielectric films
US7390756Apr 28, 2005Jun 24, 2008Micron Technology, Inc.Atomic layer deposited zirconium silicon oxide films
US7399666Feb 15, 2005Jul 15, 2008Micron Technology, Inc.Atomic layer deposition of Zr3N4/ZrO2 films as gate dielectrics
US7402876Aug 31, 2004Jul 22, 2008Micron Technology, Inc.Zr— Sn—Ti—O films
US7405454Aug 26, 2005Jul 29, 2008Micron Technology, Inc.Electronic apparatus with deposited dielectric layers
US7410668Aug 31, 2004Aug 12, 2008Micron Technology, Inc.Methods, systems, and apparatus for uniform chemical-vapor depositions
US7410910Aug 31, 2005Aug 12, 2008Micron Technology, Inc.Lanthanum aluminum oxynitride dielectric films
US7410917Aug 29, 2005Aug 12, 2008Micron Technology, Inc.Atomic layer deposited Zr-Sn-Ti-O films using TiI4
US7410918Mar 14, 2006Aug 12, 2008Micron Technology, Inc.Systems and methods for forming metal oxides using alcohols
US7411237Oct 20, 2006Aug 12, 2008Micron Technology, Inc.Lanthanum hafnium oxide dielectrics
US7432548Aug 31, 2006Oct 7, 2008Micron Technology, Inc.Silicon lanthanide oxynitride films
US7433237Jul 20, 2006Oct 7, 2008Micron Technology, Inc.Memory utilizing oxide nanolaminates
US7439194Jan 7, 2005Oct 21, 2008Micron Technology, Inc.Lanthanide doped TiOx dielectric films by plasma oxidation
US7473956Aug 30, 2004Jan 6, 2009Micron Technology, Inc.Atomic layer deposition of metal oxide and/or low assymmetrical tunnel barrier interpoly insulators
US7485544Aug 2, 2006Feb 3, 2009Micron Technology, Inc.Strained semiconductor, devices and systems and methods of formation
US7489545Jul 25, 2006Feb 10, 2009Micron Technology, Inc.Memory utilizing oxide-nitride nanolaminates
US7494873Jul 25, 2006Feb 24, 2009Micron Technology, Inc.Memory utilizing oxide-nitride nanolaminates
US7494939Aug 31, 2004Feb 24, 2009Micron Technology, Inc.Methods for forming a lanthanum-metal oxide dielectric layer
US7498230Feb 13, 2007Mar 3, 2009Micron Technology, Inc.Magnesium-doped zinc oxide structures and methods
US7508025Apr 27, 2006Mar 24, 2009Micron Technology, Inc.Atomic layer deposition of metal oxide and/or low asymmetrical tunnel barrier interpoly insulators
US7508648Feb 8, 2005Mar 24, 2009Micron Technology, Inc.Atomic layer deposition of Dy doped HfO2 films as gate dielectrics
US7511326Apr 19, 2007Mar 31, 2009Micron Technology, Inc.ALD of amorphous lanthanide doped TiOx films
US7517783Feb 13, 2007Apr 14, 2009Micron Technology, Inc.Molybdenum-doped indium oxide structures and methods
US7518246Sep 28, 2006Apr 14, 2009Micron Technology, Inc.Atomic layer deposition of CeO2/Al2O3 films as gate dielectrics
US7531869Dec 1, 2006May 12, 2009Micron Technology, Inc.Lanthanum aluminum oxynitride dielectric films
US7544604Aug 31, 2006Jun 9, 2009Micron Technology, Inc.Tantalum lanthanide oxynitride films
US7554161Aug 31, 2004Jun 30, 2009Micron Technology, Inc.HfAlO3 films for gate dielectrics
US7560395Jan 5, 2005Jul 14, 2009Micron Technology, Inc.Atomic layer deposited hafnium tantalum oxide dielectrics
US7560793Aug 30, 2004Jul 14, 2009Micron Technology, Inc.Atomic layer deposition and conversion
US7563730Aug 31, 2006Jul 21, 2009Micron Technology, Inc.Hafnium lanthanide oxynitride films
US7572695May 27, 2005Aug 11, 2009Micron Technology, Inc.Hafnium titanium oxide films
US7582549Aug 25, 2006Sep 1, 2009Micron Technology, Inc.Atomic layer deposited barium strontium titanium oxide films
US7583534Aug 31, 2005Sep 1, 2009Micron Technolgy, Inc.Memory utilizing oxide-conductor nanolaminates
US7588988Aug 31, 2004Sep 15, 2009Micron Technology, Inc.Method of forming apparatus having oxide films formed using atomic layer deposition
US7589029May 2, 2002Sep 15, 2009Micron Technology, Inc.Atomic layer deposition and conversion
US7601649Aug 2, 2004Oct 13, 2009Micron Technology, Inc.Zirconium-doped tantalum oxide films
US7605030Aug 31, 2006Oct 20, 2009Micron Technology, Inc.Hafnium tantalum oxynitride high-k dielectric and metal gates
US7611959Mar 21, 2005Nov 3, 2009Micron Technology, Inc.Zr-Sn-Ti-O films
US7615438Dec 8, 2005Nov 10, 2009Micron Technology, Inc.Lanthanide yttrium aluminum oxide dielectric films
US7662729Apr 28, 2005Feb 16, 2010Micron Technology, Inc.Atomic layer deposition of a ruthenium layer to a lanthanide oxide dielectric layer
US7670646Jan 5, 2007Mar 2, 2010Micron Technology, Inc.Methods for atomic-layer deposition
US7687409Mar 29, 2005Mar 30, 2010Micron Technology, Inc.Atomic layer deposited titanium silicon oxide films
US7719085Jul 11, 2006May 18, 2010Nec Electronics CorporationSemiconductor device and method of manufacturing the same
US7727905Jul 26, 2006Jun 1, 2010Micron Technology, Inc.Zirconium-doped tantalum oxide films
US7802030May 25, 2005Sep 21, 2010Nec Electronics CorporationInterrupt generation circuit for intermediate response to edge detection signal, when count value of main timer is less than pre-stored value
US7825794Aug 10, 2007Nov 2, 2010Integrity Tracking, LlcAlzheimer's patient tracking system
US20010002280Dec 22, 2000May 31, 2001Ofer SnehRadical-assisted sequential CVD
US20010009695Jan 18, 2001Jul 26, 2001Saanila Ville AnteroProcess for growing metalloid thin films
US20010030352Feb 28, 2001Oct 18, 2001Alexander RufMethod for increasing the capacitance in a storage trench and trench capacitor having increased capacitance
US20020001971Jun 27, 2001Jan 3, 2002Hag-Ju ChoMethods of manufacturing integrated circuit devices that include a metal oxide layer disposed on another layer to protect the other layer from diffusion of impurities and integrated circuit devices manufactured using same
US20020004276Aug 30, 2001Jan 10, 2002Micron Technology, Inc.Structure and method for dual gate oxide thicknesses
US20020004277Aug 30, 2001Jan 10, 2002Micron Technology, Inc.Structure and method for dual gate oxide thicknesses
US20020024080Jun 11, 2001Feb 28, 2002Derderian Garo J.Capacitor fabrication methods and capacitor constructions
US20020025628Jun 14, 2001Feb 28, 2002Derderian Garo J.Capacitor fabrication methods and capacitor constructions
US20020046705Oct 22, 2001Apr 25, 2002Gurtej SandhuAtomic layer doping apparatus and method
US20020053869Nov 26, 2001May 9, 2002Ahn Kie Y.Field emission display having reduced power requirements and method
US20020068466May 31, 2001Jun 6, 2002Seung-Hwan LeeMethods of forming thin films by atomic layer deposition
US20020086521Jan 4, 2001Jul 4, 2002Ahn Kie Y.Methods of forming silicon-doped aluminum oxide, and methods of forming transistors and memory devices
US20020086555Nov 5, 2001Jul 4, 2002Micron Technology, Inc.Methods of forming silicon-Doped Aluminum oxide, and methods of forming tranisistors and memory devices
US20020086556Nov 5, 2001Jul 4, 2002Ahn Kie Y.Methods of forming silicon-doped aluminum oxide, and methods of forming transistors and memory devices
US20020089023Jan 5, 2001Jul 11, 2002Motorola, Inc.Low leakage current metal oxide-nitrides and method of fabricating same
US20020089063Jan 8, 2001Jul 11, 2002Ahn Kie Y.Copper dual damascene interconnect technology
US20020094632Jan 15, 2002Jul 18, 2002Agarwal Vishnu K.Capacitor fabrication methods and capacitor constructions
US20020100418Mar 11, 2002Aug 1, 2002Gurtej SandhuVersatile atomic layer deposition apparatus
US20020102818Mar 22, 2002Aug 1, 2002Sandhu Gurtej S.Deposition methods and apparatuses providing surface activation
US20020110991Feb 13, 2001Aug 15, 2002Micron Technology, Inc.Sequential pulse deposition
US20020111001Feb 9, 2001Aug 15, 2002Micron Technology, Inc.Formation of metal oxide gate dielectric
US20020122885Mar 1, 2001Sep 5, 2002Micron Technology, Inc.Methods, systems, and apparatus for uniform chemical-vapor depositions
US20020130338Mar 15, 2001Sep 19, 2002Micron Technology, Inc.Structures, methods, and systems for ferroelectric memory transistors
US20020135048Feb 23, 2001Sep 26, 2002Micron Technology, Inc.Doped aluminum oxide dielectrics
US20020142536Apr 22, 2002Oct 3, 2002Fengyan ZhangMethod of making single c-axis PGO thin film on ZrO2 for non-volatile memory applications
US20020146916Mar 29, 2002Oct 10, 2002Kiyoshi IrinoSemiconductor device having a high-dielectric gate insulation film and fabrication process thereof
US20020155688Apr 20, 2001Oct 24, 2002Ahn Kie Y.Highly reliable gate oxide and method of fabrication
US20020155689Feb 11, 2002Oct 24, 2002Ahn Kie Y.Highly reliable gate oxide and method of fabrication
US20020164420Feb 25, 2002Nov 7, 2002Derderian Garo J.Deposition methods and apparatus for improved delivery of metastable species
US20020167057May 11, 2001Nov 14, 2002Ahn Kie Y.Integrated decoupling capacitors
US20020167089May 14, 2001Nov 14, 2002Micron Technology, Inc.Copper dual damascene interconnect technology
US20020170671May 20, 2002Nov 21, 2002Minoru MatsushitaProcessing apparatus, transferring apparatus and transferring method
US20020177244Mar 28, 2001Nov 28, 2002Hsu Sheng TengMFOS memory transistor & method of fabricating same
US20020177282Dec 18, 2001Nov 28, 2002Samsung Electronics Co., Ltd.Method of forming semiconductor device having a GAA type transistor
US20020192974Jun 13, 2001Dec 19, 2002Ahn Kie Y.Dielectric layer forming method and devices formed therewith
US20020192975Jun 17, 2002Dec 19, 2002Ahn Kie Y.Dielectric layer forming method and devices formed therewith
US20020192979Jun 17, 2002Dec 19, 2002Ahn Kie Y.Dielectric layer forming method and devices formed therewith
US20020195056May 12, 2000Dec 26, 2002Gurtej SandhuVersatile atomic layer deposition apparatus
US20030001241May 28, 2002Jan 2, 2003Agere Systems Guardian Corp.Semiconductor device and method of fabrication
US20030003635May 23, 2001Jan 2, 2003Paranjpe Ajit P.Atomic layer deposition for fabricating thin films
US20030003702Aug 26, 2002Jan 2, 2003Micron Technology, Inc.Formation of metal oxide gate dielectric
US20030003722Aug 19, 2002Jan 2, 2003Micron Technology, Inc.Chemical vapor deposition systems including metal complexes with chelating O- and/or N-donor ligands
US20030003730Aug 28, 2002Jan 2, 2003Micron Technology, Inc.Sequential pulse deposition
US20030008243Jul 9, 2001Jan 9, 2003Micron Technology, Inc.Copper electroless deposition technology for ULSI metalization
US20030017717Jul 18, 2001Jan 23, 2003Ahn Kie Y.Methods for forming dielectric materials and methods for forming semiconductor devices
US20030020180Jul 24, 2001Jan 30, 2003Ahn Kie Y.Copper technology for ULSI metallization
US20030027360Mar 28, 2001Feb 6, 2003Hsu Sheng TengSingle transistor ferroelectric transistor structure with high-K insulator and method of fabricating same
US20030032238Aug 7, 2002Feb 13, 2003Wan-Don KimMethods for manufacturing storage nodes of stacked capacitors
US20030032270Aug 10, 2001Feb 13, 2003John SnyderFabrication method for a device for regulating flow of electric current with high dielectric constant gate insulating layer and source/drain forming schottky contact or schottky-like region with substrate
US20030042527Aug 30, 2001Mar 6, 2003Micron Technology, Inc.Programmable array logic or memory devices with asymmetrical tunnel barriers
US20030043633Dec 20, 2001Mar 6, 2003Micron Technology, Inc.Programmable array logic or memory with p-channel devices and asymmetrical tunnel barriers
US20030043637Aug 30, 2001Mar 6, 2003Micron Technology, IncFlash memory with low tunnel barrier interpoly insulators
US20030045060Aug 30, 2001Mar 6, 2003Micron Technology, Inc.Crystalline or amorphous medium-k gate oxides, Y2O3 and Gd2O3
US20030045078Aug 30, 2001Mar 6, 2003Micron Technology, Inc.Highly reliable amorphous high-K gate oxide ZrO2
US20030045082Feb 20, 2002Mar 6, 2003Micron Technology, Inc.Atomic layer deposition of metal oxide and/or low asymmetrical tunnel barrier interploy insulators
US20030048666Jun 21, 2002Mar 13, 2003Micron Technology, Inc.Graded composition metal oxide tunnel barrier interpoly insulators
US20030049942Aug 22, 2002Mar 13, 2003Suvi HaukkaLow temperature gate stack
US20030059535Sep 25, 2001Mar 27, 2003Lee LuoCycling deposition of low temperature films in a cold wall single wafer process chamber
US20030068848Oct 28, 2002Apr 10, 2003Sharp Laboratories Of America, Inc.MFOS memory transistor
US20030072882Feb 4, 2002Apr 17, 2003Jaakko NiinistoMethod of depositing rare earth oxide thin films
US20030104666Dec 20, 2002Jun 5, 2003International Business Machines CorporationMethod for forming dielectric stack without interfacial layer
US20030119246Dec 20, 2001Jun 26, 2003Micron Technology, Inc.Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics
US20030119291Dec 20, 2001Jun 26, 2003Micron Technology, Inc.Low-temperature grown high-quality ultra-thin praseodymium gate dielectrics
US20030119313Dec 5, 2002Jun 26, 2003Micron Technology, Inc.Processes to form a metallic film stack
US20030124748Dec 6, 2002Jul 3, 2003Summerfelt Scott R.Method of forming an FeRAM having a multi-layer hard mask and patterning thereof
US20030124791Dec 3, 2002Jul 3, 2003Summerfelt Scott R.Detection of AIOx ears for process control in FeRAM processing
US20030132491Jan 17, 2002Jul 17, 2003Micron Technology, Inc.Highly reliable amorphous high-K gate dielectric ZrOxNy
US20030136995Feb 3, 2003Jul 24, 2003Micron Technology, Inc.Method and structure for high capacitance memory cells
US20030139039Jan 31, 2003Jul 24, 2003Micron Technology, Inc.Doped aluminum oxide dielectrics
US20030157764Feb 20, 2002Aug 21, 2003Micron Technology, Inc.Evaporated LaA1O3 films for gate dielectrics
US20030161081Feb 25, 2003Aug 28, 2003Memscap Le Parc Technologique Des FontainesElectronic microcomponent including a capacitive structure, and process for producing it
US20030170389Mar 5, 2002Sep 11, 2003Sandhu Gurtej S.Atomic layer deposition with point of use generated reactive gas species
US20030170403Mar 11, 2002Sep 11, 2003Doan Trung TriAtomic layer deposition apparatus and method
US20030175411Oct 4, 2002Sep 18, 2003Kodas Toivo T.Precursor compositions and methods for the deposition of passive electrical components on a substrate
US20030176065Mar 14, 2002Sep 18, 2003Vaartstra Brian A.Aluminum-containing material and atomic layer deposition methods
US20030179521Mar 5, 2003Sep 25, 2003Lionel GirardieElectronic microcomponent incorporating a capacitive structure and fabrication process
US20030181039Mar 18, 2003Sep 25, 2003Gurtej SandhuSemiconductor device with novel film composition
US20030181060Feb 25, 2003Sep 25, 2003Hitachi Kokusai Electric Inc.Manufacturing method of semiconductor device and substrate processing apparatus
US20030183156Mar 26, 2002Oct 2, 2003Dando Ross S.Chemical vapor deposition methods, atomic layer deposition methods, and valve assemblies for use with a reactive precursor in semiconductor processing
US20030185980Mar 31, 2003Oct 2, 2003Nec CorporationThin film forming method and a semiconductor device manufacturing method
US20030200917Apr 25, 2002Oct 30, 2003Vaartstra Brian A.Atomic layer deposition methods and chemical vapor deposition methods
US20030205742May 20, 2003Nov 6, 2003Sharp Laboratories Of America, Inc.Single transistor ferroelectric transistor structure with high-k insulator
US20030207032May 2, 2002Nov 6, 2003Micron Technology, Inc.Methods, systems, and apparatus for atomic-layer deposition of aluminum oxides in integrated circuits
US20030207540May 2, 2002Nov 6, 2003Micron Technology, Inc.Atomic layer-deposited laaio3 films for gate dielectrics
US20030222300Mar 13, 2003Dec 4, 2003Micron Technology, Inc.Capacitor constructions, semiconductor constructions, and methods of forming electrical contacts and semiconductor constructions
US20030227033Jun 5, 2002Dec 11, 2003Micron Technology, Inc.Atomic layer-deposited HfA1O3 films for gate dielectrics
US20030228747Jun 5, 2002Dec 11, 2003Micron Technology, Inc.Pr2O3-based la-oxide gate dielectrics
US20040004244Jun 20, 2003Jan 8, 2004Micron Technology, Inc.Structures, methods, and systems for ferroelectric memory transistors
US20040004245Jul 8, 2002Jan 8, 2004Micron Technology, Inc.Memory utilizing oxide-conductor nanolaminates
US20040004247Jul 8, 2002Jan 8, 2004Micron Technology, Inc.Memory utilizing oxide-nitride nanolaminates
US20040004859Jul 8, 2002Jan 8, 2004Micron Technology, Inc.Memory utilizing oxide nanolaminates
US20040007171Jul 10, 2003Jan 15, 2004Mikko RitalaMethod for growing thin oxide films
US20040009679Jul 10, 2003Jan 15, 2004Yeo Jae-HyunMethod of forming material using atomic layer deposition and method of forming capacitor of semiconductor device using the same
US20040013009Mar 26, 2003Jan 22, 2004Kabushiki Kaisha ToshibaSemiconductor memory device having a gate electrode and a method of manufacturing thereof
US20040016944Feb 26, 2003Jan 29, 2004Ahn Kie Y.Integrated decoupling capacitors
US20040023461Jul 30, 2002Feb 5, 2004Micron Technology, Inc.Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics
US20040028811Aug 6, 2003Feb 12, 2004Young-Jin ChoBismuth titanium silicon oxide, bismuth titanium silicon oxide thin film, and method for forming the thin film
US20040033661Jun 2, 2003Feb 19, 2004Yeo Jae-HyunSemiconductor device and method for manufacturing the same
US20040033681Aug 15, 2002Feb 19, 2004Micron Technology, Inc.Lanthanide doped TiOx dielectric films by plasma oxidation
US20040033701Aug 15, 2002Feb 19, 2004Micron Technology, Inc.Lanthanide doped tiox dielectric films
US20040036129Aug 22, 2002Feb 26, 2004Micron Technology, Inc.Atomic layer deposition of CMOS gates with variable work functions
US20040038554Aug 21, 2002Feb 26, 2004Ahn Kie Y.Composite dielectric forming methods and composite dielectrics
US20040040501Aug 28, 2002Mar 4, 2004Micron Technology, Inc.Systems and methods for forming zirconium and/or hafnium-containing layers
US20040041591Aug 27, 2002Mar 4, 2004Micron Technology, Inc.Pseudo CMOS dynamic logic with delayed clocks
US20040043151Aug 28, 2002Mar 4, 2004Micron Technology, Inc.Systems and methods for forming tantalum silicide layers
US20040043541Aug 29, 2002Mar 4, 2004Ahn Kie Y.Atomic layer deposited lanthanide doped TiOx dielectric films
US20040043569Aug 28, 2002Mar 4, 2004Ahn Kie Y.Atomic layer deposited HfSiON dielectric films
US20040043578Aug 29, 2002Mar 4, 2004Micron Technologies, Inc.Platinum stuffed with silicon oxide as a diffusion oxygen barrier for semiconductor devices
US20040043600Aug 28, 2002Mar 4, 2004Micron Technology, Inc.Systems and methods for forming refractory metal nitride layers using organic amines
US20040043604Aug 28, 2002Mar 4, 2004Micron Technology, Inc.Systems and methods for forming refractory metal nitride layers using disilazanes
US20040043625Aug 28, 2002Mar 4, 2004Micron Technology, Inc.Systems and methods for forming metal oxides using metal compounds containing aminosilane ligands
US20040043630Aug 28, 2002Mar 4, 2004Micron Technology, Inc.Systems and methods for forming metal oxides using metal organo-amines and metal organo-oxides
US20040043632Aug 28, 2002Mar 4, 2004Micron Technology, Inc.Systems and methods for forming metal oxides using alcohols
US20040043633Aug 28, 2002Mar 4, 2004Micron Technology, Inc.Systems and methods for forming refractory metal oxide layers
US20040043634Aug 28, 2002Mar 4, 2004Micron Technology, IncSystems and methods for forming metal-doped alumina
US20040043635Aug 28, 2002Mar 4, 2004Micron Technology, Inc.Systems and methods for forming metal oxides using metal diketonates and/or ketoimines
US20040043636Aug 28, 2002Mar 4, 2004Micron Technology, Inc.Systems and methods for forming tantalum oxide layers and tantalum precursor compounds
US20040076035Sep 16, 2003Apr 22, 2004Kabushiki Kaisha ToshibaMagnetic memory
US20040094801Nov 20, 2002May 20, 2004Motorola, Inc.Ferromagnetic semiconductor structure and method for forming the same
US20040104439May 5, 2003Jun 3, 2004Asm International N.V.Method of depositing barrier layer from metal gates
US20040106249Jun 19, 2003Jun 3, 2004Hannu HuotariMethod to fabricate dual metal CMOS devices
US20040110348Dec 4, 2002Jun 10, 2004Micron Technology, Inc.Atomic layer deposited Zr-Sn-Ti-O films using TiI4
US20040110391Dec 4, 2002Jun 10, 2004Micron Technology, Inc.Atomic layer deposited Zr-Sn-Ti-O films
US20040126954Dec 12, 2003Jul 1, 2004Eugene MarshDeposition methods with time spaced and time abutting precursor pulses
US20040135186Dec 29, 2003Jul 15, 2004Nec Electronics CorporationSemiconductor device and method for manufacturing same
US20040140513Jan 9, 2004Jul 22, 2004Micron Technology, Inc.Atomic layer deposition of CMOS gates with variable work functions
US20040144980Jan 27, 2003Jul 29, 2004Ahn Kie Y.Atomic layer deposition of metal oxynitride layers as gate dielectrics and semiconductor device structures utilizing metal oxynitride layers
US20040152254Feb 4, 2003Aug 5, 2004Vaartstra Brian A.Method of forming a Ta2O5 comprising layer
US20040156578Feb 5, 2004Aug 12, 2004Micron Technology, Inc.Integrated circuits using optical fiber interconnects formed through a semiconductor wafer
US20040159863Feb 18, 2004Aug 19, 2004Micron Technology, Inc.Graded composition metal oxide tunnel barrier interpoly insulators
US20040161899Feb 14, 2003Aug 19, 2004Luo Tien YingRadical oxidation and/or nitridation during metal oxide layer deposition process
US20040164357Feb 27, 2004Aug 26, 2004Micron Technology, Inc.Atomic layer-deposited LaAIO3 films for gate dielectrics
US20040164365Feb 27, 2004Aug 26, 2004Micron Technology, Inc.Lanthanide doped TiOx dielectric films
US20040168627Feb 27, 2003Sep 2, 2004Sharp Laboratories Of America, Inc.Atomic layer deposition of oxide film
US20040169453Feb 26, 2004Sep 2, 2004Ahn Kie Y.Field emission display having reduced power requirements and method
US20040171280Feb 27, 2003Sep 2, 2004Sharp Laboratories Of America, Inc.Atomic layer deposition of nanolaminate film
US20040175882Mar 4, 2003Sep 9, 2004Micron Technology, Inc.Atomic layer deposited dielectric layers
US20040183108Jan 27, 2004Sep 23, 2004Micron Technology, Inc.Low-temperature grown high-quality ultra-thin praseodymium gate dielectrics
US20040185654Jan 30, 2004Sep 23, 2004Micron Technology, Inc.Low-temperature growth high-quality ultra-thin praseodymium gate dielectrics
US20040187968Apr 13, 2004Sep 30, 2004Vaartstra Brian A.Atomic layer deposition methods
US20040189175Mar 29, 2004Sep 30, 2004Ahn Kie Y.Field emission display having reduced power requirements and method
US20040197946Apr 21, 2004Oct 7, 2004Micron Technology, Inc.Systems and methods for forming strontium-and/or barium-containing layers
US20040203254Apr 11, 2003Oct 14, 2004Sharp Laboratories Of America, Inc.Modulated temperature method of atomic layer deposition (ALD) of high dielectric constant films
US20040214399Apr 22, 2003Oct 28, 2004Micron Technology, Inc.Atomic layer deposited ZrTiO4 films
US20040219746Apr 29, 2003Nov 4, 2004Micron Technology, Inc.Systems and methods for forming metal oxide layers
US20040219783May 25, 2004Nov 4, 2004Micron Technology, Inc.Copper dual damascene interconnect technology
US20040222476Jun 9, 2004Nov 11, 2004Micron Technology, Inc.Highly reliable amorphous high-k gate dielectric ZrOxNy
US20040233010May 22, 2003Nov 25, 2004Salman AkramAtomic layer deposition (ALD) high permeability layered magnetic films to reduce noise in high speed interconnection
US20040235313Jun 24, 2004Nov 25, 2004Agere Systems, Inc.Process for fabricating a semiconductor device having an insulating layer formed over a semiconductor substrate
US20040248398Jul 12, 2004Dec 9, 2004Micron Technology, Inc.Barrier-metal-free copper damascene technology using atomic hydrogen enhanced reflow
US20040262700Jun 24, 2003Dec 30, 2004Micron Technology, Inc.Lanthanide oxide / hafnium oxide dielectrics
US20040264236Apr 30, 2004Dec 30, 2004Samsung Electronics Co., Ltd.Nonvolatile semiconductor memory device having a gate stack and method of manufacturing the same
US20040266217Jun 23, 2004Dec 30, 2004Kyoung-Seok KimMethod of forming high dielectric film using atomic layer deposition and method of manufacturing capacitor having the high dielectric film
US20050009266Aug 4, 2004Jan 13, 2005Micron Technology, Inc.Systems and methods for forming refractory metal oxide layers
US20050009368Jul 7, 2003Jan 13, 2005Vaartstra Brian A.Methods of forming a phosphorus doped silicon dioxide comprising layer, and methods of forming trench isolation in the fabrication of integrated circuitry
US20050009370Aug 4, 2004Jan 13, 2005Ahn Kie Y.Composite dielectric forming methods and composite dielectrics
US20050019978Aug 23, 2004Jan 27, 2005Micron Technology, Inc.Systems and methods for forming tantalum oxide layers and tantalum precursor compounds
US20050020017Jun 24, 2003Jan 27, 2005Micron Technology, Inc.Lanthanide oxide / hafnium oxide dielectric layers
US20050023574Sep 2, 2004Feb 3, 2005Micron Technology, Inc.Memory utilizing oxide-nitride nanolaminates
US20050023594Aug 31, 2004Feb 3, 2005Micron Technology, Inc.Pr2O3-based la-oxide gate dielectrics
US20050023595Aug 31, 2004Feb 3, 2005Micron Technology, Inc.Programmable array logic or memory devices with asymmetrical tunnel barriers
US20050023602Aug 30, 2004Feb 3, 2005Micron Technology, Inc.Programmable array logic or memory with p-channel devices and asymmetrical tunnel barriers
US20050023603Aug 30, 2004Feb 3, 2005Micron Technology, Inc.Atomic layer deposition of metal oxide and/or low asymmetrical tunnel barrier interpoly insulators
US20050023624Aug 31, 2004Feb 3, 2005Micron Technology, Inc.Atomic layer-deposited HfAlO3 films for gate dielectrics
US20050023625Aug 31, 2004Feb 3, 2005Micron Technology, Inc.Atomic layer deposited HfSiON dielectric films
US20050023626Aug 31, 2004Feb 3, 2005Micron Technology, Inc.Lanthanide oxide / hafnium oxide dielectrics
US20050023627Aug 31, 2004Feb 3, 2005Micron Technology, Inc.Lanthanide doped TiOx dielectric films by plasma oxidation
US20050024092Aug 31, 2004Feb 3, 2005Micron Technology, Inc.Pseudo CMOS dynamic logic with delayed clocks
US20050026349Sep 1, 2004Feb 3, 2005Micron Technology, Inc.Flash memory with low tunnel barrier interpoly insulators
US20050026360Aug 30, 2004Feb 3, 2005Micron Technology, Inc.Method and structure for high capacitance memory cells
US20050026458Aug 26, 2004Feb 3, 2005Cem BasceriMethods of forming hafnium-containing materials, methods of forming hafnium oxide, and constructions comprising hafnium oxide
US20050028733Aug 30, 2004Feb 10, 2005Micron Technology, Inc.Systems and methods of forming refractory metal nitride layers using disilazanes
US20050029547Aug 31, 2004Feb 10, 2005Micron Technology, Inc.Lanthanide oxide / hafnium oxide dielectric layers
US20050029604Aug 31, 2004Feb 10, 2005Micron Technology, Inc.Atomic layer deposited Zr-Sn-Ti-O films using TiI4
US20050029605Aug 31, 2004Feb 10, 2005Micron Technology, Inc.Highly reliable amorphous high-k gate oxide ZrO2
US20050030825Aug 31, 2004Feb 10, 2005Micron Technology, Inc.Structures, methods, and systems for ferroelectric memory transistors
US20050032292Aug 31, 2004Feb 10, 2005Micron Technology, Inc.Crystalline or amorphous medium-K gate oxides, Y2O3 and Gd2O3
US20050032342Aug 30, 2004Feb 10, 2005Micron Technology, Inc.Atomic layer deposition of CMOS gates with variable work functions
US20050032360Aug 30, 2004Feb 10, 2005Micron Technology, Inc.Systems and methods of forming refractory metal nitride layers using disilazanes
US20050034662Aug 31, 2004Feb 17, 2005Micro Technology, Inc.Methods, systems, and apparatus for uniform chemical-vapor depositions
US20050037563Aug 31, 2004Feb 17, 2005Ahn Kie Y.Capacitor structures
US20050051828Apr 21, 2004Mar 10, 2005Park Ki-YeonMethods of forming metal thin films, lanthanum oxide films, and high dielectric films for semiconductor devices using atomic layer deposition
US20050054165Mar 31, 2003Mar 10, 2005Micron Technology, Inc.Atomic layer deposited ZrAlxOy dielectric layers
US20050070098Sep 30, 2003Mar 31, 2005International Business Machines CorporationPre-anneal of cosi, to prevent formation of amorphous layer between ti-o-n and cosi
US20050077519Oct 10, 2003Apr 14, 2005Kie AhnLanthanide oxide/zirconium oxide atomic layer deposited nanolaminate gate dielectrics
US20050087134Aug 31, 2004Apr 28, 2005Micron Technology, Inc.Methods, systems, and apparatus for uniform chemical-vapor depositions
US20050124171Jan 7, 2005Jun 9, 2005Vaartstra Brian A.Method of forming trench isolation in the fabrication of integrated circuitry
US20050124174Jan 7, 2005Jun 9, 2005Micron Technology, Inc.Lanthanide doped TiOx dielectric films by plasma oxidation
US20050124175Jan 13, 2005Jun 9, 2005Kie AhnLanthanide oxide/zirconium oxide atomic layer deposited nanolaminate gate dielectrics
US20050136689Aug 28, 2002Jun 23, 2005Micron Technology, Inc.Systems and methods for forming metal oxides using alcohols
US20050138262Dec 18, 2003Jun 23, 2005Micron Technology, Inc.Flash memory having a high-permittivity tunnel dielectric
US20050140462Feb 22, 2005Jun 30, 2005Micron Technology, Inc.High permeability layered magnetic films to reduce noise in high speed interconnection
US20050145957Feb 16, 2005Jul 7, 2005Micron Technology, Inc.Evaporated LaAlO3 films for gate dielectrics
US20050145959Mar 8, 2005Jul 7, 2005Leonard ForbesTechnique to mitigate short channel effects with vertical gate transistor with different gate materials
US20050151184Dec 30, 2004Jul 14, 2005Lee Jong-HoDielectric layer for semiconductor device and method of manufacturing the same
US20050156256Jan 12, 2005Jul 21, 2005Samsung Electronics Co., Ltd.Method of fabricating lanthanum oxide layer and method of fabricating MOSFET and capacitor using the same
US20050158973Jan 14, 2005Jul 21, 2005Micron Technology, Inc.Low-temperature grown high quality ultra-thin CoTiO3 gate dielectrics
US20050160981Aug 28, 2002Jul 28, 2005Micron Technology, Inc.Systems and methods for forming zirconium and/or hafnium-containing layers
US20050164521Mar 21, 2005Jul 28, 2005Micron Technology, Inc.Zr-Sn-Ti-O films
US20050215015May 19, 2005Sep 29, 2005Ahn Kie YDielectric layer forming method and devices formed therewith
US20050218462Jun 6, 2005Oct 6, 2005Ahn Kie YAtomic layer deposition of metal oxynitride layers as gate dielectrics
US20050221006May 17, 2005Oct 6, 2005Micron Technology, Inc.Metal-doped alumina and layers thereof
US20050227442Jun 9, 2005Oct 13, 2005Micron Technology, Inc.Atomic layer deposited nanolaminates of HfO2/ZrO2 films as gate dielectrics
US20050260357May 21, 2004Nov 24, 2005Applied Materials, Inc.Stabilization of high-k dielectric materials
US20050277256Jul 11, 2005Dec 15, 2005Micron Technology, Inc.Nanolaminates of hafnium oxide and zirconium oxide
US20050280067Aug 26, 2005Dec 22, 2005Micron Technology, Inc.Atomic layer deposited zirconium titanium oxide films
US20050287804Aug 29, 2005Dec 29, 2005Micron Technology, Inc.Systems and methods of forming refractory metal nitride layers using organic amines
US20050287819Aug 31, 2005Dec 29, 2005Micron Technology, Inc.Systems and methods for forming metal oxides using metal organo-amines and metal organo-oxides
US20060000412Aug 29, 2005Jan 5, 2006Micron Technology, Inc.Systems and apparatus for atomic-layer deposition
US20060001151Aug 26, 2005Jan 5, 2006Micron Technology, Inc.Atomic layer deposited dielectric layers
US20060003517Aug 29, 2005Jan 5, 2006Micron Technology, Inc.Atomic layer deposited Zr-Sn-Ti-O films using TiI4
US20060023513Jul 27, 2004Feb 2, 2006Micron Technology, Inc.High density stepped, non-planar nitride read only memory
US20060024975Aug 2, 2004Feb 2, 2006Micron Technology, Inc.Atomic layer deposition of zirconium-doped tantalum oxide films
US20060028867Aug 3, 2004Feb 9, 2006Micron Technology, Inc.Non-planar flash memory having shielding between floating gates
US20060028869Aug 3, 2004Feb 9, 2006Micron Technology, Inc.High density stepped, non-planar flash memory
US20060043492Aug 29, 2005Mar 2, 2006Micron Technology, Inc.Ruthenium gate for a lanthanide oxide dielectric layer
US20060043504Aug 31, 2004Mar 2, 2006Micron Technology, Inc.Atomic layer deposited titanium aluminum oxide films
US20060046505Aug 26, 2004Mar 2, 2006Micron Technology, Inc.Ruthenium gate for a lanthanide oxide dielectric layer
US20060046521Sep 1, 2004Mar 2, 2006Vaartstra Brian ADeposition methods using heteroleptic precursors
US20060046522Aug 31, 2004Mar 2, 2006Micron Technology, Inc.Atomic layer deposited lanthanum aluminum oxide dielectric layer
US20060048711Sep 1, 2005Mar 9, 2006Micron Technology, Inc.Systems and methods of forming tantalum silicide layers
US20060125030Dec 13, 2004Jun 15, 2006Micron Technology, Inc.Hybrid ALD-CVD of PrxOy/ZrO2 films as gate dielectrics
US20060128168Dec 13, 2004Jun 15, 2006Micron Technology, Inc.Atomic layer deposited lanthanum hafnium oxide dielectrics
US20060148180Jan 5, 2005Jul 6, 2006Micron Technology, Inc.Atomic layer deposited hafnium tantalum oxide dielectrics
US20060172485Mar 14, 2006Aug 3, 2006Micron Technology, Inc.Systems and methods for forming metal oxides using alcohols
US20060176645Feb 8, 2005Aug 10, 2006Micron Technology, Inc.Atomic layer deposition of Dy doped HfO2 films as gate dielectrics
US20060177975Feb 10, 2005Aug 10, 2006Micron Technology, Inc.Atomic layer deposition of CeO2/Al2O3 films as gate dielectrics
US20060183272Feb 15, 2005Aug 17, 2006Micron Technology, Inc.Atomic layer deposition of Zr3N4/ZrO2 films as gate dielectrics
US20060189154Feb 23, 2005Aug 24, 2006Micron Technology, Inc.Atomic layer deposition of Hf3N4/HfO2 films as gate dielectrics
US20060223337Mar 29, 2005Oct 5, 2006Micron Technology, Inc.Atomic layer deposited titanium silicon oxide films
US20060228868Mar 29, 2005Oct 12, 2006Micron Technology, Inc.ALD of amorphous lanthanide doped TiOx films
US20060231017Jun 13, 2006Oct 19, 2006Micron Technology, Inc.Atomic layer deposition methods and chemical vapor deposition methods
US20060237764Jun 29, 2006Oct 26, 2006Micron Technology, Inc.LANTHANIDE DOPED TiOx DIELECTRIC FILMS
US20060244082Apr 28, 2005Nov 2, 2006Micron Technology, Inc.Atomic layer desposition of a ruthenium layer to a lanthanide oxide dielectric layer
US20060244100Apr 28, 2005Nov 2, 2006Micron Technology, Inc.Atomic layer deposited zirconium silicon oxide films
US20060246741Jul 17, 2006Nov 2, 2006Micron Technology, Inc.ATOMIC LAYER DEPOSITED NANOLAMINATES OF HfO2/ZrO2 FILMS AS GATE DIELECTRICS
US20060252211Jul 17, 2006Nov 9, 2006Micron Technology, Inc.ATOMIC LAYER DEPOSITED NANOLAMINATES OF HfO2/ZrO2 FILMS AS GATE DIELECTRICS
US20060252244Jul 12, 2006Nov 9, 2006Micron Technology, Inc.Systems and methods for forming metal oxide layers
US20060252279Jul 13, 2006Nov 9, 2006Micron Technology, Inc.Systems and methods for forming metal oxides using metal diketonates and/or ketoimines
US20060255470Jul 25, 2006Nov 16, 2006Micron Technology, Inc.ZrAlxOy DIELECTRIC LAYERS
US20060258175Jul 17, 2006Nov 16, 2006Micron Technology, Inc.Systems and methods for forming metal oxides using metal compounds containing aminosilane ligands
US20060261389Jul 27, 2006Nov 23, 2006Micron Technology, Inc.Systems and methods for forming zirconium and/or hafnium-containing layers
US20060261397Jul 26, 2006Nov 23, 2006Micron Technology, Inc.Lanthanide oxide/hafnium oxide dielectric layers
US20060263972Jul 26, 2006Nov 23, 2006Micron Technology, Inc.ATOMIC LAYER DEPOSITION OF Zr3N4/ZrO2 FILMS AS GATE DIELECTRICS
US20060264064Jul 26, 2006Nov 23, 2006Micron Technology, Inc.Zirconium-doped tantalum oxide films
US20060270147May 27, 2005Nov 30, 2006Micron Technology, Inc.Hafnium titanium oxide films
US20060281330Jun 14, 2005Dec 14, 2006Micron Technology, Inc.Iridium / zirconium oxide structure
US20060284246Jul 20, 2006Dec 21, 2006Micron Technology, Inc.Memory utilizing oxide nanolaminates
US20060292788Aug 31, 2006Dec 28, 2006Micron Technology, Inc.Systems and methods of forming refractory metal nitride layers using disilazanes
US20070006798Sep 14, 2006Jan 11, 2007Micron Technology, Inc.Systems and methods for forming strontium-and/or barium-containing layers
US20070007560Jun 1, 2006Jan 11, 2007Micron Technology, Inc.Metal-substituted transistor gates
US20070007635Aug 31, 2005Jan 11, 2007Micron Technology, Inc.Self aligned metal gates on high-k dielectrics
US20070010060Jul 7, 2005Jan 11, 2007Micron Technology, Inc.Metal-substituted transistor gates
US20070010061Jun 1, 2006Jan 11, 2007Micron Technology, Inc.Metal-substituted transistor gates
US20070018214Jul 25, 2005Jan 25, 2007Micron Technology, Inc.Magnesium titanium oxide films
US20070020835Sep 28, 2006Jan 25, 2007Micron Technology, Inc.Atomic layer deposition of CeO2/Al2O3 films as gate dielectrics
US20070037415Oct 20, 2006Feb 15, 2007Micron Technology, Inc.Lanthanum hafnium oxide dielectrics
US20070045676Jun 13, 2006Mar 1, 2007Micron Technology, Inc.Self aligned metal gates on high-k dielectrics
US20070045752Jun 13, 2006Mar 1, 2007Leonard ForbesSelf aligned metal gates on high-K dielectrics
US20070048926Aug 31, 2005Mar 1, 2007Micron Technology, Inc.Lanthanum aluminum oxynitride dielectric films
US20070049023Aug 29, 2005Mar 1, 2007Micron Technology, Inc.Zirconium-doped gadolinium oxide films
US20070049051Aug 29, 2005Mar 1, 2007Micron Technology, Inc.Atomic layer deposition of Zrx Hfy Sn1-x-y O2 films as high k gate dielectrics
US20070049054Aug 31, 2005Mar 1, 2007Micron Technology, Inc.Cobalt titanium oxide dielectric films
US20070059881Nov 13, 2006Mar 15, 2007Micron Technology, Inc.Atomic layer deposited zirconium aluminum oxide
US20070087563Dec 8, 2006Apr 19, 2007Micron Technology, Inc.Zirconium-doped tantalum oxide films
US20070090440Dec 1, 2006Apr 26, 2007Micron Technology, Inc.Lanthanum aluminum oxynitride dielectric films
US20070090441Dec 1, 2006Apr 26, 2007Micron Technology, Inc.Titanium aluminum oxide films
US20070099366Dec 8, 2006May 3, 2007Micron Technology, Inc.Lanthanum aluminum oxide dielectric layer
US20070101929Jan 5, 2007May 10, 2007Micron Technology, Inc.Methods for atomic-layer deposition
US20070107661Jan 9, 2007May 17, 2007Micron Technology, Inc.Methods, systems, and apparatus for uniform chemical-vapor depositions
US20070111544Jan 9, 2007May 17, 2007Micron Technology, Inc.Systems with a gate dielectric having multiple lanthanide oxide layers
US20070131169Jan 9, 2007Jun 14, 2007Micron Technology, Inc.Methods, systems, and apparatus for uniform chemical-vapor depositions
US20070144438Feb 28, 2007Jun 28, 2007Micron Technology, Inc.Systems and methods of forming refractory metal nitride layers using disilazanes
US20070155190Feb 28, 2007Jul 5, 2007Micron Technology, Inc.Systems and methods for forming metal oxide layers
US20070158765Jan 10, 2006Jul 12, 2007Micron Technology, Inc.Gallium lanthanide oxide films
US20070161260Nov 21, 2006Jul 12, 2007Vaartstra Brian AMethods of forming a phosphorus doped silicon dioxide-comprising layer
US20070166999Feb 28, 2007Jul 19, 2007Micron Technology, Inc.Systems and methods of forming refractory metal nitride layers using disilazanes
US20070178643Aug 31, 2005Aug 2, 2007Micron Technology, Inc.Memory utilizing oxide-conductor nanolaminates
US20070181931Apr 13, 2007Aug 9, 2007Micron Technology, Inc.Hafnium tantalum oxide dielectrics
US20070187772Apr 19, 2007Aug 16, 2007Micron Technology, Inc.ALD OF AMORPHOUS LANTHANIDE DOPED TiOX FILMS
US20070187831Feb 16, 2006Aug 16, 2007Micron Technology, Inc.Conductive layers for hafnium silicon oxynitride films
US20070234949Apr 7, 2006Oct 11, 2007Micron Technology, Inc.Atomic layer deposited titanium-doped indium oxide films
US20070295273Jul 26, 2007Dec 27, 2007Micron Technology, Inc.Systems and methods for forming metal oxides using metal diketonates and/or ketoimines
US20080029790Aug 3, 2006Feb 7, 2008Micron Technology, Inc.ALD of silicon films on germanium
US20080032424Aug 3, 2006Feb 7, 2008Micron Technology, Inc.ALD of Zr-substituted BaTiO3 films as gate dielectrics
US20080032465Aug 3, 2006Feb 7, 2008Micron Technology, Inc.Deposition of ZrAION films
US20080048225Aug 25, 2006Feb 28, 2008Micron Technology, Inc.Atomic layer deposited barium strontium titanium oxide films
US20080057659Aug 31, 2006Mar 6, 2008Micron Technology, Inc.Hafnium aluminium oxynitride high-K dielectric and metal gates
US20080057690Aug 31, 2006Mar 6, 2008Micron Technology, Inc.Tantalum silicon oxynitride high-k dielectrics and metal gates
US20080064210Nov 21, 2007Mar 13, 2008Micron Technology, Inc.Systems and methods of forming refractory metal nitride layers using organic amines
US20080087890Oct 16, 2006Apr 17, 2008Micron Technology, Inc.Methods to form dielectric structures in semiconductor devices and resulting devices
US20080087945Aug 31, 2006Apr 17, 2008Micron Technology, Inc.Silicon lanthanide oxynitride films
US20080099829Oct 30, 2006May 1, 2008Micron Technology, Inc.Mosfet devices and systems with nitrided gate insulators and methods for forming
US20080102629Jan 3, 2008May 1, 2008Micron Technology, Inc.Systems and methods of forming tantalum silicide layers
US20080121962Aug 31, 2006May 29, 2008Micron Technology, Inc.Tantalum aluminum oxynitride high-k dielectric and metal gates
US20080124907Aug 31, 2006May 29, 2008Micron Technology, Inc.Hafnium lanthanide oxynitride films
US20080124908Aug 31, 2006May 29, 2008Micron Technology, Inc.Hafnium tantalum oxynitride high-k dielectric and metal gates
US20080191350Feb 13, 2007Aug 14, 2008Micron Technology, Inc.Magnesium-doped zinc oxide structures and methods
US20080191351Feb 13, 2007Aug 14, 2008Micron Technology, Inc.Molybdenum-doped indium oxide structures and methods
US20080193791Feb 13, 2007Aug 14, 2008Micron Technology, Inc.Zirconium-doped zinc oxide structures and methods
US20080194094Feb 13, 2007Aug 14, 2008Micron Technology, Inc.Tungsten-doped indium oxide structures and methods
US20080217676May 20, 2008Sep 11, 2008Micron Technology, Inc.Zirconium silicon oxide films
US20080220618May 20, 2008Sep 11, 2008Micron Technology, Inc.Zirconium silicon oxide films
US20080248618May 8, 2008Oct 9, 2008Micron Technology, Inc.ATOMIC LAYER DEPOSITION OF CeO2/Al2O3 FILMS AS GATE DIELECTRICS
US20080274625Jul 11, 2008Nov 6, 2008Micron Technology, Inc.METHODS OF FORMING ELECTRONIC DEVICES CONTAINING Zr-Sn-Ti-O FILMS
US20090002025Sep 5, 2008Jan 1, 2009Micron TechnologyMemory utilizing oxide nanolaminates
US20090004801Jun 28, 2007Jan 1, 2009Micron Technology, Inc.Method of forming lutetium and lanthanum dielectric structures
US20090032910Jul 22, 2008Feb 5, 2009Micron Technology, Inc.Dielectric stack containing lanthanum and hafnium
US20090108363Dec 30, 2008Apr 30, 2009Leonard ForbesStrained semiconductor, devices and systems and methods of formation
US20090155976Feb 23, 2009Jun 18, 2009Micron Technology, Inc.Atomic layer deposition of dy-doped hfo2 films as gate dielectrics
US20090173979Mar 10, 2009Jul 9, 2009Micron Technology, Inc.ALD OF AMORPHOUS LANTHANIDE DOPED TiOX FILMS
US20090218612Jul 31, 2006Sep 3, 2009Micron Technology, Inc.Memory utilizing oxide-conductor nanolaminates
US20090236650May 21, 2009Sep 24, 2009Micron Technology, Inc.Tantalum lanthanide oxynitride films
US20090294924Dec 3, 2009Leonard ForbesHafnium lanthanide oxynitride films
US20100029054Feb 4, 2010Ahn Kie YHafnium tantalum oxide dielectrics
US20100044771Oct 30, 2009Feb 25, 2010Ahn Kie YZr-Sn-Ti-O FILMS
EP1096042A1Oct 23, 2000May 2, 2001Motorola, Inc.Method for fabricating a semiconductor structure including a metal oxide interface with silicon
EP1122795A2Jan 29, 2001Aug 8, 2001Lucent Technologies Inc.High dielectric constant gate oxides for silicon-based devices
EP1124262A2Feb 8, 2001Aug 16, 2001Sharp CorporationMultilayer dielectric stack and method
Non-Patent Citations
Reference
1Ahn, Kie Y., et al., "Lanthanide Yttrium Aluminum Oxide Dielectric Films", U.S. Appl. No. 11/297,567, filed Dec. 8, 2005.
2Booyong, S. L. et al., "Atomic Later deposition of lanthanum aluminum oxide nano-laminates for electrical applications", Journal of Applied Physics, vol. 84(20), (2004), 3957-3959.
3Chin, A., et al., "High Quality La2O3 and Al2O3 Gate Dielectrics with Equivalent Oxide Thickness 5-10A", Digest of Technical Papers. 2000 Symposium on VLSI Technology, 2000, Honolulu,(Jun. 13-15, 2000),16-17.
4Copel, M., et al., "Formation of a stratified lanthanum silicate dielectric by reaction with Si(001)", Applied Physics Letters, 78(11), (Mar. 12, 2001),1607-1609.
5Copel, M., et al., "Structure and stability of ultrathin zirconium oxide layers on Si(001)", Applied Physics Letters, 76(4). (Jan. 2000),436-438.
6Dimoulas, A., et al., "Structural and electrical quality of the high-k dielectric Y2O3 on Si (001): Dependence on growth parameters", Journal of Applied Physics, 92(1), (Jul. 1, 2002),426-431.
7Geller, S., et al., "Crystallographic Studies of Perovskite-like Compounds. II. Rare Earth Aluminates", Acta Cryst., 9, (May 1956),1019-1025.
8Giess, E. A., et al., "Lanthanide gallate perovskite-type substrates for epitaxial, high-Tc superconducting Ba2Y Cu3O7 delta films", IBM Journal of Research and Development, 34(6), (Nov. 1990),916-926.
9Guha, S, et al., "Atomic beam deposition of lanthanum-and yttrium-based oxide thin films for gate dielectrics", Applied Physics Letters, 77, (2000),2710-2712.
10Guha, S., et al., "High temperature stability of AI2O3 dielectrics on Si: Interfacial metal diffusion and mobility degradation", Applied Physics Letters, vol. 81, No. 16, (Oct. 14, 2002),2956-2958.
11Ho, M.-Y., et al., "Suppressed crystallization of Hf-based gate dielectrics by controlled addition of AI2O3 using atomic layer deposition", Applied Physics Letters, vol. 81, No. 22, (Nov. 2002),4218-4220.
12Huang, C. H., et al., "La2O3/Si0.3Ge0.7 p-MOSFETs with high hole mobility and good device characteristics", IEEE Electron Device Letters, 23(12), (Dec. 2002),710-712.
13Hubbard, K. J., et al., "Thermodynamic stability of binary oxides in contact with silicon", Journal of Materials Research, 11(11), (Nov. 1996),2757-2776.
14Iwai, H., et al., "Advanced gate dielectric materials for sub-100 nm CMOS", International Electron Devices Meeting, 2002. IEDM '02. Digest., (Dec. 8-11, 2002),625-628.
15Iwamoto, K., "Advanced Layer-By-Layer Deposition and Annealing Process For High-Quality High-K Dielectrics Formation", Electrochemical Society Proceedings vol. 2003 (14), 2003 ,265-272.
16Jeon, Sanghun, et al., "Excellent electrical characteristics of lanthanide (Pr, Nd, Sm, Gd, and Dy) oxide and lanthanide-doped oxide for MOS gate dielectric applications", Electron Devices Meeting, 2001. IEDM Technical Digest. International, (2001),471-474.
17Jeong, Chang-Wook, "Plasma-Assisted Atomic Layer Growth of High-Quality Aluminum Oxide Thin Films", Japanese Journal of Applied Physics, Part1: Regular Papers and Short Notes and Review Papers, 40(1), (Jan. 2001),285-289.
18Jun, Jin H., et al., "Effect of Structural Properties on Electrical Properties of Lanthanum Oxide Thin Film as a Gate Dielectric", Japanese Journal of Applied Physics, 42, Part 1, No. 6A, (Jun. 15, 2003),3519-3522.
19Jun, Jin H., et al., "Properties of Lanthanum Aluminate Thin Film Deposited by MOCVD", Electrochemical and Solid-State Letters, 6(11), (2003),F37-F39.
20Jun, Jino, et al., "Study on the precursors for La2O3 thin films deposited on silicon substrate", Journal of Materials Science Letters 21, (2002),1847-1849.
21Kim, C. T., "Application of AI2O3 Grown by Atomic Layer Deposition to DRAM and FeRAM", 12th International Symposium in Integrated Ferroelectrics, (Mar. 2000),p. 316.
22Kim, D., et al., "Atomic Control of Substrate Termination and Heteroepitaxial Growth of SrTiO3 LaAlO3Films", Journal of the Korean Physical Society, 36(6), (Jun. 2000),444-448.
23Kim, Y, "Substrate dependence on the optical properties of AI2O3 films grown by atomic layer deposition", Applied Physics Letters, vol. 71, No. 25, (Dec. 22, 1997),3604-3606.
24Kingon, Angus I., et al., "Alternative dielectrics to Silicon dioxide for Memory and Logic Devices", Nature, vol. 406, (Aug. 31, 2000),1032-1038.
25Kraus, Brenda, et al., "Conductive Nanoparticles", U.S. Appl. No. 11/197,184, filed Aug. 4, 2005.
26Kwo, J., "Properties of high k gate dielectrics Gd2O3 and Y2O3 for Si", Journal of Applied Physics, 89(7), (2001),3920-3927.
27Kwo, J., et al., "High E gate dielectrics Gd2O3 and Y2O3 for silicon", Applied Physics Letters, 77(1), (Jul. 3, 2000),130-132.
28Lee, A E., et al., "Epitaxially grown sputtered LaAIO3 films", Applied PhysicsLetters, 57(19), Nov. 1990 ,2019-2021.
29Lee, A E., et al., "Epitaxially grown sputtered LaAIO3 films", Applied PhysicsLetters, 57(19), Nov. 1990 ,2019-2021.
30Lee, Byoung H., et al., "Thermal stability and electrical characteristics of ultrathin hafnium oxide gate dielectric reoxidized with rapid thermal annealing", Applied Physics Letters, 76(14), (Apr. 3, 2000),1926-1928.
31Leskela, M., "ALD precursor chemistry: Evolution and future challenges", J. Phys. IV France, 9, (1999),837-852.
32Li, Ai-Dong, "Characteristics of LaAlO3 gate dielectrics on Si grown by metalorganic chemical vapor deposition", Applied Physics Letters, vol. 83, No. 17, (Oct. 27, 2003),3540-3542.
33Lu, X. B., et al., "Investigation of high-quality ultra-thin LaAlO3 films as high-k gate dielectrics", Journal of Physics D: Applied Physics, 36, (Dec. 7, 2003),3047-3050.
34Lu, Xu-Bing, et al., "Structure and dielectric prioperties of amorphous LaAlO3 and LaAlOxNy films as alternative gate dielectric materials", Journal of Applied Physics, vol. 94, No. 2, (Jul. 15, 2003),1229-1234.
35Maria, J. P., et al., "High temperature stability in lanthanum and zirconia-based gate dielectrics", Journal of Applied Physics, 90(7), (Oct. 1, 2001),3476-3482.
36Michaelson, Herbert B., "The work function of the elements and its periodicity", Journal of Applied Physics, 48(11), (Nov. 1977),4729-4733.
37Molodyk, A A., et al., "Volatile Surfactant-Assisted MOCVD: Application to LaAlO3 Thin Film Growth", Chemical Vapor Deposition, 6(3), (Jun. 2000)133-138.
38Nalwa, H. S, "Handbook of Thin Film Materials", Deposition and Processing of Thin Films, vol. 1, San Diego : Academic Press, (2002), 114-119.
39Nieminen, Minna, et al., "Atomic layer epitaxy growth of LaGa03 thin films", J. Mater Chem., vol. 11, (Nov. 2001), 3148-3153.
40Nieminen, Minna, et al., "Formation and stability of lanthanum oxide thin films deposited from B-diketonate precursor", Applied Surface Science, 174(2), (Apr. 16, 2001),155-165.
41Osten, H. J., et al., "High-k gate dielectrics with ultra-low leakage current based on praseodymium oxide", International Electron Devices Meeting 2000. Technical Digest. IEDM, (2000),653-656.
42Park, Byung-Eun, et al., "Electrical properties of LaAlO3Si and Sr0.8Bi2.2Ta2O9/LaAlO3/Si structures", Applied Physics Letters, 79(6), (Aug. 2001),806-808.
43Park, Dae-Gyu, et al., "Characteristics of AI2O3 Gate Dielectrics Prepared by Atomic Layer Deposition for Giga Scale CMOS DRAM Devices", 2000 Symposium on VLSI Technology Digest of Technical Papers, (2000),46-47.
44Ritala, M., "Atomic layer deposition of oxide thin films with metal alkoxides as oxygen sources", Science, 288(5464), (Apr. 14, 2000),319-321.
45Robertson, J., "Band offsets of wide-band-gap oxides and implications for future electronic devices", Journal of Vacuum Science & Technology B (Microelectronics and Nanometer Structures), 18(3), (May-Jun. 2000)1785-1791.
46Roy, P. K., et al., "Stacked high-E gate dielectric for gigascale integration of metal-oxide-semiconductor technologies", Applied Physics Letters, vol. 72, No. 22 (Jun. 1998),2835-2837.
47Shimizu, Takashi, et al., "Electrical Properties of Ruthenium/Metalorganic Chemical Vapor Deposited La-Oxide/Si Field Effect Transistors", Jpn. J. Appl. Phys., vol. 42, Part 2, No. 11A, (2003),L1315-L1317.
48Shin, Chang H., "Fabrication and Characterization of MFISFET Using AI2O3 Insulating Layer for Non-volatile Memory", 12th International Symposium in Integrated Ferroelectrics, (Mar. 2000),9 pages.
49Sneh, Ofer, "Thin film atomic layer deposition equipment for semiconductor processing", Thin Solid Films, 402(1-2), 2002 ,248-261.
50Somorjai, "introduction to surface chemistry and catalysis", (1994), 336-337.
51Suntola, T., "Atomic Films Layer Epitaxy", Handbook of Crystal Growth, 3; Thin films of Epitaxy, Part B: Growth Mechanics and Dynamics, Amsterdam,(1994),601-663.
52Suntola, Tuomo, "Atomic layer epitaxy", Thin Solid Films, 216(1), (Aug. 28, 1992),84-89.
53Van Dover, R B., "Amorphous lanthanide-doped TiOx dielectric films", Applied Physics Letters, 74(20), (May 1999),3041-3043.
54Wilk, G. D., "High-K gate dielectrics: Current status and materials properties considerations", Journal of Applied Physics, 89(10), (May 2001),5243-5275.
55Yamada, Hirotoshi, "MOCVD of High-Dielectric-Constant Lanthanum Oxide Thin Films", Journal of the Electrochemical Society, 150(8), (Aug. 2003),G429-G435.
56Zhang, H, et al., "High permitivity thin film nanolaminates", Journal of Applied Physics, 87(4), (Feb. 2000),1921-1924.
57Zhang, H., "Atomic Layer Deposition of High Dielectric Constant Nanolaminates", Journal of The Electrochemical Society, 148(4), (Apr. 2001),F63-F66.
58Zhong, Huicai, et al., "Electrical Properties of Ru and RuO2 Gate Electrodes for Si-PMOSFET with ZrO2 and Zr-Silicate Dielectrics", Journal of Electronic Materials, 30(12), (Dec. 2001),1493-1498.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
WO2013043501A1 *Sep 14, 2012Mar 28, 2013Applied Materials, Inc.Metal-aluminum alloy films from metal amidinate precursors and aluminum precursors
Classifications
U.S. Classification438/785, 257/E21.274, 257/E21.209, 257/E21.21, 438/783, 438/778, 257/E21.28
International ClassificationH01L21/31, H01L21/469
Cooperative ClassificationH01L21/31604, H01L21/02178, C23C16/40, H01L21/28282, H01L21/02194, H01L29/517, C23C16/45531, H01L21/0228, H01L21/31616, H01L21/3141, H01L21/02192, H01L21/28194, H01L21/28273
European ClassificationC23C16/455F2B4, H01L21/314A, H01L29/51M, H01L21/28G, H01L21/28E2C2D, H01L21/28F, C23C16/40, H01L21/02K2E3B6F, H01L21/02K2C1M3U, H01L21/02K2C1M3R, H01L21/02K2C1M3A
Legal Events
DateCodeEventDescription
Jul 2, 2014FPAYFee payment
Year of fee payment: 4