|Publication number||US7983893 B2|
|Application number||US 11/971,125|
|Publication date||Jul 19, 2011|
|Filing date||Jan 8, 2008|
|Priority date||Jan 8, 2008|
|Also published as||US8473273, US8645118, US9026423, US20090177459, US20120010868, US20130289969, US20140108865|
|Publication number||11971125, 971125, US 7983893 B2, US 7983893B2, US-B2-7983893, US7983893 B2, US7983893B2|
|Inventors||Eric Durand, Estelle Reymond, John Fadel|
|Original Assignee||Mentor Graphics Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (41), Non-Patent Citations (3), Referenced by (3), Classifications (8), Legal Events (3)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present disclosure generally relates to hardware emulators, and more particularly to monitoring faults in a hardware emulator.
Today's sophisticated SoC (System on Chip) designs are rapidly evolving and nearly doubling in size with each generation. Indeed, complex designs have nearly exceeded 50 million gates. This complexity, combined with the use of devices in industrial and mission-critical products, has made complete design verification an essential element in the semiconductor development cycle. Ultimately, this means that every chip designer, system integrator, and application software developer must focus on design verification.
Hardware emulation provides an effective way to increase verification productivity, speed up time-to-market, and deliver greater confidence in the final SoC product. Even though individual intellectual property blocks may be exhaustively verified, previously undetected problems can appear when the blocks are integrated within the system. Comprehensive system-level verification, as provided by hardware emulation, can test overall system functionality, IP subsystem integrity, specification errors, block-to-block interfaces, boundary cases, and asynchronous clock domain crossings. Although design reuse, intellectual property, and high-performance tools all help by shortening SoC design time, they do not diminish the system verification bottleneck, which can consume 60-70% of the design cycle. As a result, designers can implement a number of system verification strategies in a complementary methodology including software simulation, simulation acceleration, hardware emulation, and rapid prototyping. But, for system-level verification, hardware emulation remains a favorable choice due to superior performance, visibility, flexibility, and accuracy.
A short history of hardware emulation is useful for understanding the emulation environment. Initially, software programs would read a circuit design file and simulate the electrical performance of the circuit very slowly. To speed up the process, special computers were designed to run simulations as fast as possible. IBM's Yorktown “simulator” was the earliest (1982) successful example of this as it used multiple processors running in parallel to run the simulation. Each processor was programmed to mimic a logical operation of the circuit for each cycle and could be reprogrammed in subsequent cycles to mimic a different logical operation. This hardware ‘simulator’ was faster than the current software simulators, but far slower than the end-product ICs. When Field Programmable Gate Arrays (FPGAs) became available in the mid-80's, circuit designers conceived of networking hundreds of FPGAs together in order to map their circuit design onto the FPGAs and the entire FPGA network would mimic, or emulate, the entire circuit. In the early 90's the term “emulation” was used to distinguish reprogrammable hardware that took the form of the design under test (DUT) versus a general purpose computer (or work station) running a software simulation program.
Soon, variations appeared. Custom FPGAs were designed for hardware emulation that included on-chip memory (for DUT memory as well as for debugging), special routing for outputting internal signals, and for efficient networking between logic elements. Another variation used custom IC chips with networked single bit processors (so-called processor based emulation) that processed in parallel and usually assumed a different logic function every cycle.
Physically, a hardware emulator resembles a large server. Racks of large printed circuit boards are connected by backplanes in ways that most facilitate a particular network configuration. A workstation connects to the hardware emulator for control, input, and output. Before the emulator can emulate a DUT, the DUT design must be compiled. That is, the DUT's logic must be converted (synthesized) into code that can program the hardware emulator's logic elements (whether they be processors or FPGAs). Also, the DUT's interconnections must be synthesized into a suitable network that can be programmed into the hardware emulator. The compilation is highly emulator specific and can be time consuming. After the compilation is complete, the design is downloaded into the emulator.
Some integrated circuits in the emulator can be faulty or become faulty over time (i.e., malfunctioning or defective), which can lead to an unacceptable emulation of a downloaded design. Correction through re-compilation is time consuming and wasteful.
An emulator is disclosed that allows for diagnoses of failures or defects within the emulator. A map of faulty resources can be generated to identify which resources should be avoided during compilation. Thus, desirably in a transparent and automated manner, emulator defects found during diagnostics can be stored in a database or in formatted output files. A compiler has access to the database or formatted output files and can compile the design taking into account (e.g., avoiding the use of) defective or unusable resources.
In another embodiment, the defects of an emulator board can be stored on the emulator board itself. This allows each board to store its own maintenance information that can be used, for example, at the manufacturing site for changing defective chips. Defects stored on the board itself allow the defects to be obtained independent of the position of a board within the emulator to simplify identification of the faulty resource.
In another embodiment, the emulator can check the current state of faulty resources on an emulator board and compare the faults to a compiled design to be downloaded. If the compiled design uses faulty resources an error condition can be indicated.
In another embodiment, a unique database is created when powering on the emulator, built from fault information received from the emulator boards. When new faults are detected during diagnostics or input by a user, such faults are sent to the appropriate emulator boards containing those faults for being stored onboard in non-volatile memory.
The foregoing features and advantages of embodiments will become more apparent from the following detailed description, which proceeds with reference to the accompanying figures.
Disclosed below are representative embodiments of electronic circuit testing techniques and associated apparatus that should not be construed as limiting in any way. Instead, the present disclosure is directed toward all novel and nonobvious features and aspects of the various disclosed methods, apparatus, and equivalents thereof, alone and in various combinations and subcombinations with one another. The disclosed technology is not limited to any specific aspect or feature, or combination thereof, nor do the disclosed methods and apparatus require that any one or more specific advantages be present or problems be solved.
As used in this application and in the claims, the singular forms “a,” “an” and “the” include the plural forms unless the context clearly dictates otherwise. Additionally, the term “includes” means “comprises.” Moreover, unless the context dictates otherwise, the term “coupled” means electrically or electromagnetically connected or linked and includes both direct connections or direct links and indirect connections or indirect links through one or more intermediate elements.
Although the operations of some of the disclosed methods and apparatus are described in a particular, sequential order for convenient presentation, it should be understood that this manner of description encompasses rearrangement, unless a particular ordering is required by specific language set forth below. For example, operations described sequentially may in some cases be rearranged or performed concurrently. Moreover, for the sake of simplicity, the attached figures may not show the various ways in which the disclosed methods and apparatus can be used in conjunction with other methods and apparatus.
Any of the methods described herein can be performed (at least in part) using software comprising computer-executable instructions stored on one or more computer-readable media. Furthermore, any intermediate or final results of the disclosed methods can be stored on one or more computer-readable media. For example, a software tool can be used to determine and store one or more control signals used to control any of the disclosed apparatus. Any such software can be executed on a single computer or on a networked computer (for example, via the Internet, a wide-area network, a local-area network, a client-server network, or other such network). For clarity, only certain selected aspects of the software-based implementations are described. Other details that are well known in the art are omitted. For the same reason, computer hardware is not described in further detail. It should be understood that the disclosed technology is not limited to any specific computer language, program, or computer. For instance, a wide variety of commercially available computer languages, programs, and computers can be used.
In view of the many possible embodiments to which the principles of the disclosed invention may be applied, it should be recognized that the illustrated embodiments are only desirable examples of the invention and should not be taken as limiting the scope of the invention. Rather, the scope of the invention is defined by the following claims. We therefore claim as my invention all that comes within the scope of these claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5838949||Dec 28, 1995||Nov 17, 1998||Design Acceleration Inc.||System and method for execution-sequenced processing of electronic design simulation results|
|US5903744||May 15, 1997||May 11, 1999||Logic Express System, Inc.||Logic emulator using a disposable wire-wrap interconnect board with an FPGA emulation board|
|US5963735||May 29, 1997||Oct 5, 1999||Quickturn Design Systems, Inc.||Hardware logic emulation system|
|US6009256||May 2, 1997||Dec 28, 1999||Axis Systems, Inc.||Simulation/emulation system and method|
|US6026230||Feb 5, 1998||Feb 15, 2000||Axis Systems, Inc.||Memory simulation system and method|
|US6134516||Feb 5, 1998||Oct 17, 2000||Axis Systems, Inc.||Simulation server system and method|
|US6230119||Feb 6, 1998||May 8, 2001||Patrick Michael Mitchell||Integrated circuit with embedded emulator and emulation system for use with such an integrated circuit|
|US6266721||Oct 1, 1997||Jul 24, 2001||Micron Electronics, Inc.||System architecture for remote access and control of environmental management|
|US6445969||Jan 9, 1998||Sep 3, 2002||Circuit Image Systems||Statistical process control integration systems and methods for monitoring manufacturing processes|
|US6539535||Nov 19, 2001||Mar 25, 2003||Quickturn Design Systems, Inc.||Programmable logic device having integrated probing structures|
|US6665706||Dec 30, 2002||Dec 16, 2003||Akamai Technologies, Inc.||System and method for optimized storage and retrieval of data on a distributed computer network|
|US6691251 *||Nov 30, 2000||Feb 10, 2004||Palmsource, Inc.||On-chip debugging system emulator|
|US6704895 *||Nov 1, 1999||Mar 9, 2004||Texas Instruments Incorporated||Integrated circuit with emulation register in JTAG JAP|
|US6721922||Sep 27, 2001||Apr 13, 2004||Cadence Design Systems, Inc.||System for electronic circuit characterization, analysis, modeling and plan development|
|US6732068||Aug 2, 2001||May 4, 2004||Quickturn Design Systems Inc.||Memory circuit for use in hardware emulation system|
|US6839013||Aug 15, 2000||Jan 4, 2005||Analog Devices, Inc.||Integrated circuit with a high resolution analog to digital convertor, a microcontroller and high density memory and an emulator for an integrated circuit|
|US7440886 *||Nov 23, 2004||Oct 21, 2008||Steven Bress||Systems and methods for testing how computer systems interact with long-term memory storage devices|
|US7475288 *||Oct 5, 2004||Jan 6, 2009||Hans Erich Multhaup||Accelerated hardware emulation environment for processor-based systems|
|US7480609||Jan 31, 2005||Jan 20, 2009||Sun Microsystems, Inc.||Applying distributed simulation techniques to hardware emulation|
|US7546571||Sep 8, 2004||Jun 9, 2009||Mentor Graphics Corporation||Distributed electronic design automation environment|
|US7567894||Sep 5, 2006||Jul 28, 2009||Eric Durand||Monitoring physical parameters in an emulation environment|
|US20010020251||Mar 23, 2001||Sep 6, 2001||Sheikh Tahir Q.||System architecture for remote access and control of environmental management|
|US20020108094||Feb 6, 2001||Aug 8, 2002||Michael Scurry||System and method for designing integrated circuits|
|US20020170030||May 9, 2001||Nov 14, 2002||Halcomb Herbert Wayne||Method and apparatus for emulating a processor|
|US20030069724||Jul 31, 2002||Apr 10, 2003||Bridges2Silicon, Inc.||Method and system for debugging an electronic system using instrumentation circuitry and a logic analyzer|
|US20030074177||Jan 29, 2001||Apr 17, 2003||Matt Bowen||System, method and article of manufacture for a simulator plug-in for co-simulation purposes|
|US20030074178||Apr 22, 2002||Apr 17, 2003||Quickturn Design Systems, Inc.||Emulation system with time-multiplexed interconnect|
|US20050193251 *||Feb 20, 2004||Sep 1, 2005||Yi-Hsien Chuang||Low-cost debugging system with a ROM or RAM emulator|
|US20050268195||Apr 29, 2004||Dec 1, 2005||Lund Morten W||Apparatus and method for improving emulation speed of high-level languages in on-chip emulation systems|
|US20060130013 *||Nov 10, 2005||Jun 15, 2006||Hillcrest Laboratories, Inc.||Methods and systems for securing data processing devices|
|US20070113209 *||Jan 3, 2007||May 17, 2007||Hyun-Ju Park||Chip design verifying and chip testing apparatus and method|
|US20070226541 *||Sep 5, 2006||Sep 27, 2007||Gregoire Brunot||Memory-based trigger generation scheme in an emulation environment|
|US20080016396||Sep 24, 2007||Jan 17, 2008||Advantest Corporation||Test emulator, test module emulator and record medium storing program therein|
|US20090106604||May 2, 2006||Apr 23, 2009||Alexander Lange||Procedure and device for emulating a programmable unit|
|US20090182544||Jan 15, 2008||Jul 16, 2009||Eric Durand||Multiple chassis emulation environment|
|US20090216514||Feb 27, 2008||Aug 27, 2009||Eric Durand||Resource remapping in a hardware emulation environment|
|US20090240457||Mar 21, 2008||Sep 24, 2009||Eric Durand||Testing in a hardware emulation environment|
|US20090248390||Mar 31, 2008||Oct 1, 2009||Eric Durand||Trace debugging in a hardware emulation environment|
|US20090299723||Jul 15, 2009||Dec 3, 2009||Eric Durand||Monitoring physical parameters in an emulation environment|
|EP0935195A2||Feb 5, 1999||Aug 11, 1999||Analog Devices, Incorporated||"An integrated circuit with a high resolution analog-to-digital converter, a microcontroller and high density memory and an emulator for an integrated circuit|
|WO2001095238A2||Jun 1, 2001||Dec 13, 2001||Hyunju Park||Chip design verifying and chip testing apparatus and method|
|1||International Search Report and Written Opinion for PCT/EP2006/060335, filed Feb. 28, 2006.|
|2||Kumar (Prototyping the M68060 for Concurrent Verification, IEEE 1997).|
|3||Sun et al., Using MATLAB as a Semi-Automated Circuit Emulator with Symbolic Capabilities, pp. 253-258, IEEE 2000.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US9213944 *||Mar 13, 2013||Dec 15, 2015||23Andme, Inc.||Trio-based phasing using a dynamic Bayesian network|
|US9213947 *||Mar 13, 2013||Dec 15, 2015||23Andme, Inc.||Scalable pipeline for local ancestry inference|
|US9367800||Mar 13, 2013||Jun 14, 2016||23Andme, Inc.||Ancestry painting with local ancestry inference|
|U.S. Classification||703/23, 703/24|
|Cooperative Classification||G06F11/261, G06F9/455, G06F11/0766, G06F11/0703|
|Mar 7, 2008||AS||Assignment|
Owner name: MENTOR GRAPHICS, META SYSTEMS DIVISION, FRANCE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DURAND, ERIC;REYMOND, ESTELLE;FADEL, JOHN;REEL/FRAME:020623/0435;SIGNING DATES FROM 20080214 TO 20080226
Owner name: MENTOR GRAPHICS CORPORATION, OREGON
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MENTOR GRAPHICS CORPORATION, META SYSTEMS DIVISION;REEL/FRAME:020623/0466
Effective date: 20080304
Owner name: MENTOR GRAPHICS, META SYSTEMS DIVISION, FRANCE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DURAND, ERIC;REYMOND, ESTELLE;FADEL, JOHN;SIGNING DATES FROM 20080214 TO 20080226;REEL/FRAME:020623/0435
|Jun 4, 2008||AS||Assignment|
Owner name: MENTOR GRAPHICS CORPORATION, META SYSTEMS DIVISION
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DURAND, ERIC;REYMOND, ESTELLE;FADEL, JOHN;REEL/FRAME:021049/0336;SIGNING DATES FROM 20080214 TO 20080226
Owner name: MENTOR GRAPHICS CORPORATION, META SYSTEMS DIVISION
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:DURAND, ERIC;REYMOND, ESTELLE;FADEL, JOHN;SIGNING DATES FROM 20080214 TO 20080226;REEL/FRAME:021049/0336
|Dec 29, 2014||FPAY||Fee payment|
Year of fee payment: 4