|Publication number||US7985628 B2|
|Application number||US 11/954,607|
|Publication date||Jul 26, 2011|
|Filing date||Dec 12, 2007|
|Priority date||Dec 12, 2007|
|Also published as||US20090152706|
|Publication number||11954607, 954607, US 7985628 B2, US 7985628B2, US-B2-7985628, US7985628 B2, US7985628B2|
|Inventors||Heap Hoe Kuan, Seng Guan Chow, Linda Pei Ee CHUA, Dioscoro A. Merilo|
|Original Assignee||Stats Chippac Ltd.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (54), Referenced by (2), Classifications (50), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present application contains subject matter related to concurrently filed U.S. patent application Ser. No. 11/954,601. The related application is assigned to STATS ChipPAC Ltd.
The present application also contains subject matter related to concurrently filed U.S. patent application Ser. No. 11/954,613. The related application is assigned to STATS ChipPAC Ltd.
The present application further contains subject matter related to concurrently filed U.S. patent application Ser. No. 11/954,603. The related application is assigned to STATS ChipPAC Ltd.
The present invention relates generally to an integrated circuit package system and more particularly to an encapsulated integrated circuit package system.
In order to interface an integrated circuit with other circuitry, it is common to mount it on a lead frame or substrate. Each integrated circuit has bonding pads that are individually connected to the substrate's contact or terminal pads using extremely fine gold or aluminum wires or conductive balls, such as solder balls. The assemblies are then packaged by individually encapsulating them in molded plastic or ceramic bodies to create an integrated circuit package.
Integrated circuit packaging technology has seen an increase in the number of integrated circuits mounted on a single circuit board or substrate. The new packaging designs are more compact form factors, such as the physical size and shape of a packaged integrated circuit, and providing a significant increase in overall integrated circuit density.
However, integrated circuit density continues to be limited by the “real estate” available for mounting individual integrated circuits on a substrate. Even larger form factor systems, such as personal computers (PC's), compute servers, and storage servers, need more integrated circuits in the same or smaller “real estate”. Particularly acute, the needs for portable personal electronics, such as cell phones, digital cameras, music players, personal digital assistants (PDA's), and location-based devices, have further driven the need for increased integrated circuit density.
This increased integrated circuit density has led to the development of multi-chip packages in which more than one integrated circuit can be packaged. Each package provides mechanical support for the individual integrated circuits and one or more layers of interconnect lines that enable the integrated circuits to be connected electrically to surrounding circuitry.
Current multi-chip packages, also commonly referred to as multi-chip modules, typically consist of a printed circuit board (PCB) substrate onto which a set of separate integrated circuit components are directly attached. Such multi-chip packages have been found to increase integrated circuit density and miniaturization, improve signal propagation speed, reduce overall integrated circuit size and weight, improve performance, and lower costs—all primary goals of the computer industry.
Multi-chip packages whether vertically or horizontally arranged, can also present problems because they usually must be pre-assembled before the integrated circuit and integrated circuit connections can be tested. Thus, when integrated circuits are mounted and connected in a multi-chip module, individual integrated circuits and connections cannot be tested individually, and it is not possible to identify known-good-die (“KGD”) before being assembled into larger circuits. Consequently, conventional multi-chip packages lead to assembly process yield problems. This fabrication process, which does not identify KGD, is therefore less reliable and more prone to assembly defects.
Moreover, vertically stacked integrated circuits in typical multi-chip packages can present problems beyond those of horizontally arranged integrated circuit packages, further complicating the manufacturing process. It is more difficult to test and thus determine the actual failure mode of the individual integrated circuits. Moreover, the substrate and integrated circuit are often damaged during assembly or testing, complicating the manufacturing process and increasing costs.
For both vertical and horizontal multi-chip packages, assembly of the multi-chip packages must have reliable electrical and mechanical attachments between the multiple integrated circuits, the stacked packaged integrated circuits, or a combination thereof. For example, the encapsulating process for forming the packaged integrated circuit may cause contamination, such as mold flash or bleed, impeding reliable attachments. Another example, for integrated circuit packages having a recess in the encapsulation, contoured mold chase are used to form the recess which increases the risk of mold flashes, damage to the package structure from contact with the contoured portion of the mold chase, and the manufacturing cost to design specific mold chase for the desired recess in the encapsulation.
Thus, a need still remains for an integrated circuit package system providing low cost manufacturing, improved yield, improved reliability, and greater flexibility to offer more functionality and fewer footprints on the printed circuit board. In view of the ever-increasing need to save costs and improve efficiencies, it is more and more critical that answers be found to these problems.
Solutions to these problems have been long sought but prior developments have not taught or suggested any solutions and, thus, solutions to these problems have long eluded those skilled in the art.
The present invention provides an integrated circuit package system including: mounting a device structure over a package carrier; connecting an internal interconnect between the device structure and the package carrier; forming an interconnect lock over the internal interconnect over the device structure with interconnect lock exposing the device structure; and forming a package encapsulation adjacent to the interconnect lock and over the package carrier.
Certain embodiments of the invention have other aspects in addition to or in place of those mentioned above. The aspects will become apparent to those skilled in the art from a reading of the following detailed description when taken with reference to the accompanying drawings.
The following embodiments are described in sufficient detail to enable those skilled in the art to make and use the invention. It is to be understood that other embodiments would be evident based on the present disclosure, and that system, process, or mechanical changes may be made without departing from the scope of the present invention.
In the following description, numerous specific details are given to provide a thorough understanding of the invention. However, it will be apparent that the invention may be practiced without these specific details. In order to avoid obscuring the present invention, some well-known circuits, system configurations, and process steps are not disclosed in detail. Likewise, the drawings showing embodiments of the system are semi-diagrammatic and not to scale and, particularly, some of the dimensions are for the clarity of presentation and are shown greatly exaggerated in the drawing FIGs. Generally, the invention can be operated in any orientation.
In addition, where multiple embodiments are disclosed and described having some features in common, for clarity and ease of illustration, description, and comprehension thereof, similar and like features from one to another will ordinarily be described with like reference numerals. The embodiments have been numbered first embodiment, second embodiment, etc. as a matter of descriptive convenience and are not intended to have any other significance or provide limitations for the present invention.
For expository purposes, the term “horizontal” as used herein is defined as a plane parallel to the plane or surface of the integrated circuit, regardless of its orientation. The term “vertical” refers to a direction perpendicular to the horizontal as just defined. Terms, such as “above”, “below”, “bottom”, “top”, “side” (as in “sidewall”), “higher”, “lower”, “upper”, “over”, and “under”, are defined with respect to the horizontal plane. The term “on” means there is direct contact among elements. The term “processing” as used herein includes deposition of material, patterning, exposure, development, etching, cleaning, molding, and/or removal of the material or as required in forming a described structure. The term “system” as used herein means and refers to the method and to the apparatus of the present invention in accordance with the context in which the term is used.
Referring now to
The interconnect lock 104 may form a recess 106 exposing a device structure 108, such as an interposer or a laminated substrate. Contact pads 110 of the device structure 108 are also shown exposed in the recess 106 formed by the interconnect lock 104 and the package encapsulation 102. Components 114, such as discrete passive components or an integrated circuit device, are shown mounted over the device structure 108.
Referring now to
An inner encapsulation 222, such as an epoxy molding compound, covers the integrated circuit die 216 and the first internal interconnects 220 over the package carrier 218. The device structure 108 mounts over the inner encapsulation 222 with an adhesive 224, such as an adhesive film. Second internal interconnects 226, such as bond wires or ribbon bond wires, connect the device structure 108 and the package carrier 218.
The interconnect lock 104 covers a portion of the second internal interconnects 226 over the device structure 108. The interconnect lock 104 may be deposited over the device structure 108. The interconnect lock 104 may function to mitigate or eliminate wire sweep of the second internal interconnects 226 inadvertently creating shorts or breaking the mechanical connections of the second internal interconnects 226 with the device structure 108, the package carrier 218, or a combination thereof.
The interconnect lock 104 is not formed to follow the contour of the second internal interconnects 226 over the device structure 108. The interconnect lock 104 may be formed at the periphery of the device structure 108 covering the second internal interconnects 226 without requiring detailed location information of the second internal interconnects 226 allowing use of lower cost manufacturing equipments without require additional processing of the second internal interconnects 226 thereby reducing manufacturing steps, complexity, and cost.
It has been discovered that the present invention provides the integrated circuit package system having the interconnect lock with improved yield and lower cost manufacturing. The interconnect lock prevents or mitigates wire sweeps or connection breakage of the bond wires by holding the bond wires in place. This improves manufacturing yield. The application of the interconnect lock is around the peripheral portion of the interposer and the bond wires over the interposer without requiring precision locations of the bond wires or preprocessed bond wires having reinforcements. This reduces the manufacturing cost.
The package encapsulation 102 covers the second internal interconnects 226 and the inner encapsulation 222 over the package carrier 218. The package encapsulation 102 partially covers the interconnect lock 104 and the device structure 108 such that the recess 106 of the interconnect lock 104 exposes the device structure 108. The components 114 are shown mounted over the device structure 108. External interconnects 228, such as solder balls, may attach to and below the package carrier 218.
Referring now to
An inner encapsulation 322, such as an epoxy molding compound, covers the integrated circuit die 316 and the first internal interconnects 320 over the package carrier 318. A device structure 308, such as an interposer or a laminated substrate, mounts over the inner encapsulation 322 with an adhesive 324, such as an adhesive film. Second internal interconnects 326, such as bond wires or ribbon bond wires, connect the device structure 308 and the package carrier 318.
An interconnect lock 304, such as a wire-in-film, covers a portion of the second internal interconnects 326 over the device structure 308. The interconnect lock 304 may be deposited over the device structure 308. The interconnect lock 304 may be formed in a configuration of a dam structure. The interconnect lock 304 may function to mitigate or eliminate wire sweep of the second internal interconnects 326 inadvertently creating shorts or breaking the mechanical connections of the second internal interconnects 326 with the device structure 308, the package carrier 318, or a combination thereof.
The interconnect lock 304 is not formed to follow the contour of the second internal interconnects 326 over the device structure 308. The interconnect lock 304 may be formed at the periphery of the device structure 308 covering the second internal interconnects 326 without requiring detailed location information of the second internal interconnects 326 allowing use of lower cost manufacturing equipments without require additional processing of the second internal interconnects 326 thereby reducing manufacturing steps, complexity, and cost.
A package encapsulation 302 covers the second internal interconnects 326 and the inner encapsulation 322 over the package carrier 318. The package encapsulation 302 is preferably adjacent to the interconnect lock 304 and partially covers the device structure 308. A recess 306 of the interconnect lock 304 exposes the device structure 308. External interconnects 328, such as solder balls, may attach to and below the package carrier 318.
Referring now to
Referring now to
An inner encapsulation 522, such as an epoxy molding compound, covers the integrated circuit die 516 and the first internal interconnects 520 over the package carrier 518. The device structure 408 mounts over the inner encapsulation 522 with an adhesive 524, such as a die-attach adhesive or an adhesive film, in between. Second internal interconnects 526, such as bond wires or ribbon bond wires, connect the device structure 408 and the package carrier 518.
The interconnect lock 404 covers a portion of the second internal interconnects 526 over the device structure 408. The interconnect lock 404 may be deposited over the device structure 408. The interconnect lock 404 may function to mitigate or eliminate wire sweep of the second internal interconnects 526 inadvertently creating shorts or breaking the mechanical connections of the second internal interconnects 526 with the device structure 408, the package carrier 518, or a combination thereof.
The interconnect lock 404 is not formed to follow the contour of the second internal interconnects 526 over the device structure 408. The interconnect lock 404 may be formed at the periphery of the device structure 408 covering the second internal interconnects 526 without requiring detailed location information of the second internal interconnects 526 allowing use of lower cost manufacturing equipments without require additional processing of the second internal interconnects 526 thereby reducing manufacturing steps, complexity, and cost.
It has been discovered that the present invention provides the integrated circuit package system having the interconnect lock with improved yield and lower cost manufacturing. The interconnect lock protects the integrated circuit device from compression forces found typically with contoured mold chase to form the recess. This improves manufacturing yield and reduces the manufacturing cost.
The package encapsulation 402 covers the second internal interconnects 526 and the inner encapsulation 522 over the package carrier 518. The package encapsulation 402 partially covers the interconnect lock 404 and the device structure 408 such that the recess 406 of the interconnect lock 404 exposes the device structure 408. External interconnects 528, such as solder balls, may attach to and below the package carrier 518.
Referring now to
The interconnect lock 104 may cushion the clamping force from a mold chase 602 during molding process and thus prevents damage to the electrical layers of the device structure 108 or the device structure 408 of
The ability to use the mold chase 602 of a flat panel-standard instead of having dedicated contoured or cavity-type mold chase improves productivity and lowers tooling cost. The mold chase 602 of the flat panel-standard also allows mounting of passive components and/or thin profile devices onto the device structure 108 prior to the molding process further simplifying the manufacturing process, increasing productivity, and reducing cost.
Referring now to
Yet another important aspect of the present invention is that it valuably supports and services the historical trend of reducing costs, simplifying systems, and increasing performance.
These and other valuable aspects of the present invention consequently further the state of the technology to at least the next level.
Thus, it has been discovered that the integrated circuit package system of the present invention furnishes important and heretofore unknown and unavailable solutions, capabilities, and functional aspects for improving yield, increasing reliability, and reducing cost of circuit system. The resulting processes and configurations are straightforward, cost-effective, uncomplicated, highly versatile, accurate, sensitive, and effective, and can be implemented by adapting known components for ready, efficient, and economical manufacturing, application, and utilization.
While the invention has been described in conjunction with a specific best mode, it is to be understood that many alternatives, modifications, and variations will be apparent to those skilled in the art in light of the aforegoing description. Accordingly, it is intended to embrace all such alternatives, modifications, and variations that fall within the scope of the included claims. All matters hithertofore set forth herein or shown in the accompanying drawings are to be interpreted in an illustrative and non-limiting sense.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5333505||Jan 12, 1993||Aug 2, 1994||Mitsubishi Denki Kabushiki Kaisha||Semiconductor pressure sensor for use at high temperature and pressure and method of manufacturing same|
|US5373189||Jul 30, 1993||Dec 13, 1994||Commissariate A L'energie Atomique||Three-dimensional multichip module|
|US5950070||May 15, 1997||Sep 7, 1999||Kulicke & Soffa Investments||Method of forming a chip scale package, and a tool used in forming the chip scale package|
|US6043109||Feb 9, 1999||Mar 28, 2000||United Microelectronics Corp.||Method of fabricating wafer-level package|
|US6239496||Jan 18, 2000||May 29, 2001||Kabushiki Kaisha Toshiba||Package having very thin semiconductor chip, multichip module assembled by the package, and method for manufacturing the same|
|US6252308||Nov 9, 1998||Jun 26, 2001||Micron Technology, Inc.||Packaged die PCB with heat sink encapsulant|
|US6268654||Nov 9, 1999||Jul 31, 2001||Ankor Technology, Inc.||Integrated circuit package having adhesive bead supporting planar lid above planar substrate|
|US6291884||Nov 9, 1999||Sep 18, 2001||Amkor Technology, Inc.||Chip-size semiconductor packages|
|US6340846||Dec 6, 2000||Jan 22, 2002||Amkor Technology, Inc.||Making semiconductor packages with stacked dies and reinforced wire bonds|
|US6401545||Jan 25, 2000||Jun 11, 2002||Motorola, Inc.||Micro electro-mechanical system sensor with selective encapsulation and method therefor|
|US6492726 *||Sep 22, 2000||Dec 10, 2002||Chartered Semiconductor Manufacturing Ltd.||Chip scale packaging with multi-layer flip chip arrangement and ball grid array interconnection|
|US6653723||Mar 9, 2002||Nov 25, 2003||Fujitsu Limited||System for providing an open-cavity low profile encapsulated semiconductor package|
|US6727579||Jun 8, 2000||Apr 27, 2004||Formfactor, Inc.||Electrical contact structures formed by configuring a flexible wire to have a springable shape and overcoating the wire with at least one layer of a resilient conductive material, methods of mounting the contact structures to electronic components, and applications for employing the contact structures|
|US6730543 *||Nov 20, 2001||May 4, 2004||Micron Technology, Inc.||Methods for multiple die stack apparatus employing|
|US6861288||Sep 30, 2003||Mar 1, 2005||St Assembly Test Services, Ltd.||Stacked semiconductor packages and method for the fabrication thereof|
|US6962282||Aug 20, 2003||Nov 8, 2005||Fujitsu Limited||System for providing an open-cavity low profile encapsulated semiconductor package|
|US6995448||Mar 25, 2002||Feb 7, 2006||Amkor Technology, Inc.||Semiconductor package including passive elements and method of manufacture|
|US7026709||Sep 25, 2004||Apr 11, 2006||Advanced Semiconductor Engineering Inc.||Stacked chip-packaging structure|
|US7026710||Jan 10, 2001||Apr 11, 2006||Texas Instruments Incorporated||Molded package for micromechanical devices and method of fabrication|
|US7031500||Nov 13, 2000||Apr 18, 2006||Sony Corporation||Semiconductor apparatus for fingerprint recognition|
|US7138706||Jun 24, 2003||Nov 21, 2006||Matsushita Electric Industrial Co., Ltd.||Semiconductor device and method for manufacturing the same|
|US7187067||Nov 2, 2005||Mar 6, 2007||Advanced Semiconductor Engineering, Inc.||Sensor chip packaging structure|
|US7227253||May 1, 2006||Jun 5, 2007||Macronix International Co., Ltd.||Ultra thin dual chip image sensor package structure and method for fabrication|
|US7245008||Jun 30, 2004||Jul 17, 2007||Samsung Electronics Co., Ltd.||Ball grid array package, stacked semiconductor package and method for manufacturing the same|
|US7276393||Aug 26, 2004||Oct 2, 2007||Micron Technology, Inc.||Microelectronic imaging units and methods of manufacturing microelectronic imaging units|
|US7288835||Mar 17, 2006||Oct 30, 2007||Stats Chippac Ltd.||Integrated circuit package-in-package system|
|US7298033||Apr 29, 2004||Nov 20, 2007||Samsung Electronics Co., Ltd.||Stack type ball grid array package and method for manufacturing the same|
|US7309913||Nov 10, 2004||Dec 18, 2007||St Assembly Test Services Ltd.||Stacked semiconductor packages|
|US7391105||Apr 29, 2004||Jun 24, 2008||Samsung Electronics Co., Ltd.||Unit semiconductor chip and multi chip package with center bonding pads and methods for manufacturing the same|
|US7468556||Jun 18, 2007||Dec 23, 2008||Lv Sensors, Inc.||Packaging of hybrid integrated circuits|
|US7504284||Aug 31, 2005||Mar 17, 2009||Micron Technology, Inc.||Microelectronic device packages, stacked microelectronic device packages, and methods for manufacturing microelectronic devices|
|US7521790||Mar 23, 2006||Apr 21, 2009||Sharp Kabushiki Kaisha||Semiconductor device module and manufacturing method of semiconductor device module|
|US7535086||Aug 3, 2006||May 19, 2009||Stats Chippac Ltd.||Integrated circuit package-on-package stacking system|
|US7557443||Jul 7, 2009||Micron Technology, Inc.||Microelectronic devices, stacked microelectronic devices, and methods for manufacturing microelectronic devices|
|US7589408||Dec 12, 2006||Sep 15, 2009||Advanced Semiconductor Engineering, Inc.||Stackable semiconductor package|
|US20020030261||Dec 18, 2000||Mar 14, 2002||Rolda Ruben A.||Multi-flip-chip semiconductor assembly|
|US20040106229||Nov 12, 2003||Jun 3, 2004||Tongbi Jiang||Methods for assembling multiple semiconductor devices|
|US20050253241||Jun 28, 2005||Nov 17, 2005||Hall Frank L||Semiconductor device assemblies including an encapsulant located over intermediate conductive elements and filling a space between a semiconductor die and a carrier of the assembly|
|US20060014328||Jul 14, 2005||Jan 19, 2006||Towa Corporation||Resin encapsulation molding for semiconductor device|
|US20060076690||Jun 24, 2005||Apr 13, 2006||Formfactor, Inc.||Stacked Die Module|
|US20060220256||Jan 4, 2006||Oct 5, 2006||Shim Il K||Encapsulant cavity integrated circuit package system|
|US20060244157||Apr 27, 2006||Nov 2, 2006||Flynn Carson||Stacked integrated circuit package system|
|US20060256525||May 15, 2006||Nov 16, 2006||Stats Chippac Ltd.||Offset integrated circuit package-on-package stacking system|
|US20070108581||May 15, 2006||May 17, 2007||Stats Chippac Ltd.||Offset integrated circuit package-on-package stacking system|
|US20070181990||Nov 1, 2006||Aug 9, 2007||Siliconware Precision Industries Co., Ltd.||Stacked semiconductor structure and fabrication method thereof|
|US20070190690||Feb 14, 2006||Aug 16, 2007||Stats Chippac Ltd.||Integrated circuit package system with exposed interconnects|
|US20070216010||Mar 17, 2006||Sep 20, 2007||Stats Chippac Ltd.||Integrated circuit package system|
|US20070246815||Dec 26, 2006||Oct 25, 2007||Yung-Li Lu||Stackable semiconductor package|
|US20070278696||Dec 12, 2006||Dec 6, 2007||Yung-Li Lu||Stackable semiconductor package|
|US20080157325||Feb 2, 2007||Jul 3, 2008||Seng Guan Chow||Integrated circuit package with molded cavity|
|US20090085178||Sep 28, 2007||Apr 2, 2009||Jong-Woo Ha||Integrated circuit packaging system with base structure device|
|US20090152692||Dec 12, 2007||Jun 18, 2009||Seng Guan Chow||Integrated circuit package system with offset stacking|
|US20090152700||Dec 12, 2007||Jun 18, 2009||Heap Hoe Kuan||Mountable integrated circuit package system with mountable integrated circuit die|
|US20090155960||Dec 12, 2007||Jun 18, 2009||Seng Guan Chow||Integrated circuit package system with offset stacking and anti-flash structure|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US8525318 *||Nov 10, 2010||Sep 3, 2013||Amkor Technology, Inc.||Semiconductor device and fabricating method thereof|
|US20130113055 *||Dec 28, 2012||May 9, 2013||Dai Nippon Printing Co., Ltd.||Sensor device manufacturing method and sensor device|
|U.S. Classification||438/124, 438/125, 438/109, 438/112, 257/433, 257/E33.057, 438/55, 257/E33.059, 257/787, 438/127, 257/790|
|Cooperative Classification||H01L2924/181, H01L27/14618, H01L2224/45144, H01L2924/01013, H01L2924/1815, H01L25/03, H01L2224/32225, H01L23/50, H01L24/45, H01L2924/15311, H01L2924/01079, H01L2924/01015, H01L24/85, H01L2224/48227, H01L24/97, H01L2924/01082, H01L24/48, H01L23/3128, H01L2224/45014, H01L21/565, H01L2224/73265, H01L2924/01033, H01L2924/19107, H01L2224/45124, H01L2224/48091, H01L2924/01047, H01L2924/14, H01L2224/97, H01L2224/8592, H01L2225/1023, H01L2225/1041, H01L25/16, H01L2924/12041|
|European Classification||H01L23/31H2B, H01L21/56M, H01L25/10J, H01L25/03, H01L24/97|
|Dec 12, 2007||AS||Assignment|
Owner name: STATS CHIPPAC LTD., SINGAPORE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:KUAN, HEAP HOE;CHOW, SENG GUAN;CHUA, LINDA PEI EE;AND OTHERS;REEL/FRAME:020233/0306
Effective date: 20071127
|Jul 2, 2013||CC||Certificate of correction|
|Jan 26, 2015||FPAY||Fee payment|
Year of fee payment: 4
|Aug 6, 2015||AS||Assignment|
Owner name: CITICORP INTERNATIONAL LIMITED, AS COMMON SECURITY
Free format text: SECURITY INTEREST;ASSIGNORS:STATS CHIPPAC, INC.;STATS CHIPPAC LTD.;REEL/FRAME:036288/0748
Effective date: 20150806