|Publication number||US8035216 B2|
|Application number||US 12/036,143|
|Publication date||Oct 11, 2011|
|Filing date||Feb 22, 2008|
|Priority date||Feb 22, 2008|
|Also published as||CN101952959A, CN101952959B, US20090212416, WO2009105367A2, WO2009105367A3|
|Publication number||036143, 12036143, US 8035216 B2, US 8035216B2, US-B2-8035216, US8035216 B2, US8035216B2|
|Inventors||Oswald L. Skeete|
|Original Assignee||Intel Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (71), Non-Patent Citations (12), Referenced by (11), Classifications (17), Legal Events (2)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The disclosed embodiments of the invention relate generally to integrated circuit packaging, and relate more particularly to power delivery schemes for such packages.
A modern integrated circuit contains large numbers of semiconductor devices, including, potentially, millions of transistors that switch on and off very rapidly. That switching of transistors creates high frequency noise, and this must be controlled in order to create the noise-free, stable power delivery system required by high speed computing environments. Decoupling capacitors (also referred to as bypass capacitors) are frequently used in such systems to control noise, for example by shorting the noise to ground. Often hundreds of decoupling capacitors will be used in order to offset the effects of the transistor noise, and their placement is an important design element both for electrical performance as well as for power testing purposes.
In general, decoupling capacitors are placed as close as possible to the devices they protect in order to minimize the amount of line inductance and series resistance between the devices and the capacitors. In existing packages, power delivery options include placing capacitors on the land side and/or on the die side of the package. It is perhaps most typical for capacitors to be placed on the land side, where they are separated from the die by the thickness of the substrate and the die/substrate interconnects.
The disclosed embodiments will be better understood from a reading of the following detailed description, taken in conjunction with the accompanying figures in the drawings in which:
For simplicity and clarity of illustration, the drawing figures illustrate the general manner of construction, and descriptions and details of well-known features and techniques may be omitted to avoid unnecessarily obscuring the discussion of the described embodiments of the invention. Additionally, elements in the drawing figures are not necessarily drawn to scale. For example, the dimensions of some of the elements in the figures may be exaggerated relative to other elements to help improve understanding of embodiments of the present invention. The same reference numerals in different figures denote the same elements, while similar reference numerals may, but do not necessarily, denote similar elements.
The terms “first,” “second,” “third,” “fourth,” and the like in the description and in the claims, if any, are used for distinguishing between similar elements and not necessarily for describing a particular sequential or chronological order. It is to be understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation in sequences other than those illustrated or otherwise described herein. Similarly, if a method is described herein as comprising a series of steps, the order of such steps as presented herein is not necessarily the only order in which such steps may be performed, and certain of the stated steps may possibly be omitted and/or certain other steps not described herein may possibly be added to the method. Furthermore, the terms “comprise,” “include,” “have,” and any variations thereof, are intended to cover a non-exclusive inclusion, such that a process, method, article, or apparatus that comprises a list of elements is not necessarily limited to those elements, but may include other elements not expressly listed or inherent to such process, method, article, or apparatus.
The terms “left,” “right,” “front,” “back,” “top,” “bottom,” “over,” “under,” and the like in the description and in the claims, if any, are used for descriptive purposes and not necessarily for describing permanent relative positions. It is to be understood that the terms so used are interchangeable under appropriate circumstances such that the embodiments of the invention described herein are, for example, capable of operation in other orientations than those illustrated or otherwise described herein. The term “coupled,” as used herein, is defined as directly or indirectly connected in an electrical or non-electrical manner. Objects described herein as being “adjacent to” each other may be in physical contact with each other, in close proximity to each other, or in the same general region or area as each other, as appropriate for the context in which the phrase is used. Occurrences of the phrase “in one embodiment” herein do not necessarily all refer to the same embodiment.
In one embodiment of the invention, an integrated circuit package comprises a substrate having a first surface and an opposing second surface, and a die platform adjacent to the first surface of the substrate. The substrate has a recess therein. The integrated circuit package further comprises a capacitor (or other component) in the recess of the substrate. (Although this document focuses almost exclusively on capacitors as the component in the substrate recess it should be understood that other components, such as thin film arrays and the like (as limited by size) may also be used, and what is said herein regarding capacitors also applies to such other components, with appropriate modifications as will be apparent to those of ordinary skill in the art.)
The presence of a recess in the substrate provides an opportunity to reduce the separation distance between a die supported by the die platform and the decoupling capacitors. Large separation distances reduce clocking frequencies and create noise. Thus, embodiments of the invention may enhance electrical performance, by minimizing line inductance and series resistance, while preserving or enabling various interconnect options, both between die platform and substrate and between substrate and a printed circuit board or other next level device.
As an example, embodiments of the invention allow capacitor placement to be optimized for best electrical performance by placing capacitors much closer to the die than is possible in current packages, which in turn reduces the number of capacitors needed, therefore reducing cost and size. Furthermore, if required, capacitors can be depopulated much more easily than with a scheme where capacitors are embedded in the substrate.
A further advantage of embodiments of the invention lies in its ability to maintain socket compatibility. A low-density or other first portion of the package may be designed to fit existing motherboards while a high-density or other second portion may be designed more aggressively. With this approach, even as package sizes are reduced at the die platform level the motherboard industry is not forced to move at the same pace. As an example, leading-edge specifications may be incorporated into the die platform portion while preserving the ability to simply attach that portion to the low density portion in any form factor desired and maintain socket compatibility for the integrated circuit package as a whole.
Referring now to the drawings,
As illustrated in
With recess 120 in surface 111 of substrate 110, capacitor 140 may be physically attached to die platform 130 as shown in
Furthermore, since capacitor 140 need not be placed on surface 112 of substrate 110, where it would have been placed in earlier integrated circuit packages, this configuration permits a full array of lands or other interconnects on surface 112 of substrate 110 in which substantially all of surface 112 is covered with interconnect structures 153. Regions of solder resist 154 left over from manufacturing processes lie between each adjacent pair of interconnect structures 153. It should be noted that the phrase “substantially all” used in this and similar contexts herein does not necessarily mean that substantially all of the surface is covered with interconnects. Rather, as here, it may mean only that the combination of interconnects and intervening features (e.g., solder resist) covers substantially all of the surface.
Interconnect structures 153 enable electrical and/or physical connection to a printed circuit board or other next level device. A full land grid array (or a full array of interconnects of other kinds such as ball grid arrays and pin grid arrays) maximizes the number of input/output points at substrate 110 (e.g., the number of pin-outs to a motherboard or the like), thus offering advantages in terms of package size, electrical connection, and signal propagation.
Recess 120 is designed so as to accommodate capacitor 140 and to avoid mechanical interference during or after the attachment of die platform 130 and substrate 110. For example, capacitor 140 must be able to rest in recess 120 while interconnect structures 133 contact build-up layers 132 and surface 111 of substrate 110. If recess 120 is too shallow (i.e., its magnitude in the z-dimension is too small), mechanical interference between capacitor 140 and the floor of recess 120 will prevent such contact. At the same time, recess 120 must be properly sized in the x- and y-dimensions in order to prevent alignment problems. In that regard, the tolerance must be great enough to once again allow capacitor 140 to be placed into recess 120 without interfering with the sidewalls of recess 120.
Referring still to
Integrated circuit package 200 further comprises a die platform 230 adjacent to surface 211 of substrate 210 and a capacitor 240 in recess 220. Also in recess 220 is solder resist 234. As an example, substrate 210, surface 211, surface 212, recess 220, die platform 230, solder resist 234, and capacitor 240 can be similar to, respectively, substrate 110, surface 111, surface 112, recess 120, die platform 130, solder resist 134, and capacitor 140, all of which are shown in
As illustrated in
Plurality of interconnect structures 233 are located at a surface 235 of die platform 230, which in the illustrated embodiment is a lower surface of build-up layers 232. With recess 220 located on the land side of substrate 210, interconnect structures 233 form an array that covers substantially all of surface 235 of die platform 230. In the illustrated embodiment, interconnect structures 233 form a full BBUL grid array for interconnection with substrate 210 while still providing a shorter electrical path (i.e., a smaller separation distance) between capacitor 240 and die 231. Advantages of such smaller separation distances and of full grid arrays have been discussed above. The full BBUL grid array covers substantially all of surface 235, as shown.
A portion of surface 212 of substrate 210 is covered with an array of interconnect structures 253, which physically and/or electrically connect substrate 210 to a printed circuit board or other next level device. Regions of solder resist 254 left over from manufacturing processes lie between each adjacent pair of interconnect structures 253. As was true of interconnect structures 153 (see
In one embodiment, step 310 comprises providing a substrate with the recess in the first surface, making it similar to integrated circuit package 100 shown in
A step 320 of method 300 is to attach a die platform to the first surface of the substrate. As an example, the die platform can be similar to die platform 130 that is shown in
In at least some embodiments where the recess is located in the first surface of the substrate, step 320 results in substantially all of the second surface of the substrate being covered with an array of interconnect structures. Such structures may include land grid arrays, ball grid arrays, pin grid arrays, and the like as discussed above.
In at least some embodiments where the recess is located in the second surface of the substrate, step 320 results in a plurality of interconnect structures (such as a BBUL grid array or the like) that form an array covering substantially all of a first surface of the die platform.
A step 330 of method 300 is to place a capacitor in the recess of the substrate. As an example, the capacitor can be similar to capacitor 140 that is shown in
A step 340 of method 300 is to physically attach the capacitor to the die platform. This step may be performed in embodiments where the recess is in the first surface of the substrate, as explained above.
Although the invention has been described with reference to specific embodiments, it will be understood by those skilled in the art that various changes may be made without departing from the spirit or scope of the invention. Accordingly, the disclosure of embodiments of the invention is intended to be illustrative of the scope of the invention and is not intended to be limiting. It is intended that the scope of the invention shall be limited only to the extent required by the appended claims. For example, to one of ordinary skill in the art, it will be readily apparent that the integrated circuit package and related methods discussed herein may be implemented in a variety of embodiments, and that the foregoing discussion of certain of these embodiments does not necessarily represent a complete description of all possible embodiments.
Additionally, benefits, other advantages, and solutions to problems have been described with regard to specific embodiments. The benefits, advantages, solutions to problems, and any element or elements that may cause any benefit, advantage, or solution to occur or become more pronounced, however, are not to be construed as critical, required, or essential features or elements of any or all of the claims.
Moreover, embodiments and limitations disclosed herein are not dedicated to the public under the doctrine of dedication if the embodiments and/or limitations: (1) are not expressly claimed in the claims; and (2) are or are potentially equivalents of express elements and/or limitations in the claims under the doctrine of equivalents.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5353498||Jul 9, 1993||Oct 11, 1994||General Electric Company||Method for fabricating an integrated circuit module|
|US5497033||Jun 20, 1994||Mar 5, 1996||Martin Marietta Corporation||Embedded substrate for integrated circuit modules|
|US5527741||Oct 11, 1994||Jun 18, 1996||Martin Marietta Corporation||Fabrication and structures of circuit modules with flexible interconnect layers|
|US5841193||May 20, 1996||Nov 24, 1998||Epic Technologies, Inc.||Single chip modules, repairable multichip modules, and methods of fabrication thereof|
|US5939728||Apr 22, 1997||Aug 17, 1999||Wachtel; Jonathan||Method and apparatus for reading photo-stimulated luminescence imaging plates|
|US6150724 *||Mar 2, 1998||Nov 21, 2000||Motorola, Inc.||Multi-chip semiconductor device and method for making the device by using multiple flip chip interfaces|
|US6154366||Nov 23, 1999||Nov 28, 2000||Intel Corporation||Structures and processes for fabricating moisture resistant chip-on-flex packages|
|US6159767||Jun 29, 1998||Dec 12, 2000||Epic Technologies, Inc.||Single chip modules, repairable multichip modules, and methods of fabrication thereof|
|US6239482||Jun 21, 1999||May 29, 2001||General Electric Company||Integrated circuit package including window frame|
|US6242282||Oct 4, 1999||Jun 5, 2001||General Electric Company||Circuit chip package and fabrication method|
|US6271469||Nov 12, 1999||Aug 7, 2001||Intel Corporation||Direct build-up layer on an encapsulated die package|
|US6306680||Feb 22, 1999||Oct 23, 2001||General Electric Company||Power overlay chip scale packages for discrete power devices|
|US6396148||Feb 10, 2000||May 28, 2002||Epic Technologies, Inc.||Electroless metal connection structures and methods|
|US6396153||Jan 25, 2001||May 28, 2002||General Electric Company||Circuit chip package and fabrication method|
|US6423570||Oct 18, 2000||Jul 23, 2002||Intel Corporation||Method to protect an encapsulated die package during back grinding with a solder metallization layer and devices formed thereby|
|US6426545||Feb 10, 2000||Jul 30, 2002||Epic Technologies, Inc.||Integrated circuit structures and methods employing a low modulus high elongation photodielectric|
|US6489185||Sep 13, 2000||Dec 3, 2002||Intel Corporation||Protective film for the fabrication of direct build-up layers on an encapsulated die package|
|US6489686||Mar 19, 2001||Dec 3, 2002||International Business Machines Corporation||Multi-cavity substrate structure for discrete devices|
|US6555906||Dec 15, 2000||Apr 29, 2003||Intel Corporation||Microelectronic package having a bumpless laminated interconnection layer|
|US6555908||Feb 10, 2000||Apr 29, 2003||Epic Technologies, Inc.||Compliant, solderable input/output bump structures|
|US6580611||Apr 19, 2002||Jun 17, 2003||Intel Corporation||Dual-sided heat removal system|
|US6586276||Jul 11, 2001||Jul 1, 2003||Intel Corporation||Method for fabricating a microelectronic device using wafer-level adhesion layer deposition|
|US6586822||Sep 8, 2000||Jul 1, 2003||Intel Corporation||Integrated core microelectronic package|
|US6586836||Mar 1, 2000||Jul 1, 2003||Intel Corporation||Process for forming microelectronic packages and intermediate structures formed therewith|
|US6617682||Sep 28, 2000||Sep 9, 2003||Intel Corporation||Structure for reducing die corner and edge stresses in microelectronic packages|
|US6703400||Mar 22, 2002||Mar 9, 2004||Schering Corporation||Methods for treating multidrug resistance|
|US6706553||Mar 26, 2001||Mar 16, 2004||Intel Corporation||Dispensing process for fabrication of microelectronic packages|
|US6709898||Oct 4, 2000||Mar 23, 2004||Intel Corporation||Die-in-heat spreader microelectronic package|
|US6713859||Sep 13, 2000||Mar 30, 2004||Intel Corporation||Direct build-up layer on an encapsulated die package having a moisture barrier structure|
|US6734534||Oct 19, 2000||May 11, 2004||Intel Corporation||Microelectronic substrate with integrated devices|
|US6794223||Jun 23, 2003||Sep 21, 2004||Intel Corporation||Structure and process for reducing die corner and edge stresses in microelectronic packages|
|US6818544||Apr 14, 2003||Nov 16, 2004||Epic Technologies, Inc.||Compliant, solderable input/output bump structures|
|US6825063||Jun 30, 2003||Nov 30, 2004||Intel Corporation||Integrated core microelectronic package|
|US6841413||Jan 7, 2002||Jan 11, 2005||Intel Corporation||Thinned die integrated circuit package|
|US6888240||Apr 30, 2001||May 3, 2005||Intel Corporation||High performance, low cost microelectronic circuit package with interposer|
|US6894399||Apr 30, 2001||May 17, 2005||Intel Corporation||Microelectronic device having signal distribution functionality on an interfacial layer thereof|
|US6902950||May 10, 2002||Jun 7, 2005||Intel Corporation||Method to protect an encapsulated die package during back grinding with a solder metallization layer and devices formed thereby|
|US6964889||May 1, 2002||Nov 15, 2005||Intel Corporation||Method to protect an encapsulated die package during back grinding with a solder metallization layer and devices formed thereby|
|US7067356||Apr 28, 2003||Jun 27, 2006||Intel Corporation||Method of fabricating microelectronic package having a bumpless laminated interconnection layer|
|US7071024||May 21, 2001||Jul 4, 2006||Intel Corporation||Method for packaging a microelectronic device using on-die bond pad expansion|
|US7078788||Oct 13, 2004||Jul 18, 2006||Intel Corporation||Microelectronic substrates with integrated devices|
|US7109055||Jan 20, 2005||Sep 19, 2006||Freescale Semiconductor, Inc.||Methods and apparatus having wafer level chip scale package for sensing elements|
|US7112467||Nov 15, 2004||Sep 26, 2006||Epic Technologies, Inc.||Structure and method for temporarily holding integrated circuit chips in accurate alignment|
|US7160755||Apr 18, 2005||Jan 9, 2007||Freescale Semiconductor, Inc.||Method of forming a substrateless semiconductor package|
|US7177504 *||Sep 30, 2004||Feb 13, 2007||Intel Corporation||Manufacturable connectorization process for optical chip-to-chip interconnects|
|US7183658||Sep 5, 2001||Feb 27, 2007||Intel Corporation||Low cost microelectronic circuit package|
|US7189596||Sep 14, 2000||Mar 13, 2007||Intel Corporation||Process for forming a direct build-up layer on an encapsulated die packages utilizing intermediate structures|
|US7416918||Feb 9, 2004||Aug 26, 2008||Intel Corporation||Direct build-up layer on an encapsulated die package having a moisture barrier structure|
|US7420273||Jan 11, 2005||Sep 2, 2008||Intel Corporation||Thinned die integrated circuit package|
|US7425464||Mar 10, 2006||Sep 16, 2008||Freescale Semiconductor, Inc.||Semiconductor device packaging|
|US7442581||Dec 10, 2004||Oct 28, 2008||Freescale Semiconductor, Inc.||Flexible carrier and release method for high volume electronic package fabrication|
|US7476563||Nov 17, 2006||Jan 13, 2009||Freescale Semiconductor, Inc.||Method of packaging a device using a dielectric layer|
|US7588951||Nov 17, 2006||Sep 15, 2009||Freescale Semiconductor, Inc.||Method of packaging a semiconductor device and a prefabricated connector|
|US7595226||Aug 29, 2007||Sep 29, 2009||Freescale Semiconductor, Inc.||Method of packaging an integrated circuit die|
|US7619901||Jun 24, 2008||Nov 17, 2009||Epic Technologies, Inc.||Integrated structures and fabrication methods thereof implementing a cell phone or other electronic system|
|US7632715||Jan 5, 2007||Dec 15, 2009||Freescale Semiconductor, Inc.||Method of packaging semiconductor devices|
|US7648858||Jun 19, 2007||Jan 19, 2010||Freescale Semiconductor, Inc.||Methods and apparatus for EMI shielding in multi-chip modules|
|US7651889||Dec 20, 2007||Jan 26, 2010||Freescale Semiconductor, Inc.||Electromagnetic shield formation for integrated circuit die package|
|US7655502||Jul 28, 2009||Feb 2, 2010||Freescale Semiconductor, Inc.||Method of packaging a semiconductor device and a prefabricated connector|
|US7659143||Sep 29, 2006||Feb 9, 2010||Intel Corporation||Dual-chip integrated heat spreader assembly, packages containing same, and systems containing same|
|US20080054448||Sep 1, 2006||Mar 6, 2008||Daoqiang Lu||Dual heat spreader panel assembly method for bumpless die-attach packages, packages containing same, and systems containing same|
|US20080315377||Jun 24, 2008||Dec 25, 2008||Epic Technologies, Inc.||Packaged electronic modules and fabrication methods thereof implementing a cell phone or other electronic system|
|US20080315391||Jun 24, 2008||Dec 25, 2008||Epic Technologies, Inc.||Integrated structures and methods of fabrication thereof with fan-out metallization on a chips-first chip layer|
|US20090072382||Sep 18, 2007||Mar 19, 2009||Guzek John S||Microelectronic package and method of forming same|
|US20090079063||Sep 26, 2007||Mar 26, 2009||Chrysler Gregory M||Microelectronic package and method of cooling an interconnect feature in same|
|US20090079064||Sep 25, 2007||Mar 26, 2009||Jiamiao Tang||Methods of forming a thin tim coreless high density bump-less package and structures formed thereby|
|US20090212416||Feb 22, 2008||Aug 27, 2009||Skeete Oswald L||Integrated circuit package and method of manufacturing same|
|US20090294942||Jun 3, 2008||Dec 3, 2009||Palmer Eric C||Package on package using a bump-less build up layer (bbul) package|
|US20100044855||Nov 3, 2009||Feb 25, 2010||Epic Technologies, Inc.||Integrated thermal structures and fabrication methods thereof facilitating implementing a cell phone or other electronic system|
|US20100047970||Nov 3, 2009||Feb 25, 2010||Epic Technologies, Inc.||Integrated conductive structures and fabrication methods thereof facilitating implementing a cell phone or other electronic system|
|WO2009105367A2||Feb 11, 2009||Aug 27, 2009||Intel Corporation||Integrated circuit package and method of manufacturing same|
|1||International Preliminary Report on Patentability and Written Opinion for PCT Patent Application No. PCT/US2009/033728, mailed on Sep. 2, 2010, 5 pages.|
|2||International Search Report and Written Opinion for PCT Patent Application No. PCT/US2009/033728, mailed on Sep. 14, 2009, 10 pages.|
|3||Pending U.S. Appl. No. 09/640,961; Harry H. Fujimoto et al.; "Direct Build-Up Layer on an Encapsulated Die Package"; filed Aug. 16, 2000.|
|4||Pending U.S. Appl. No. 11/860,922; Oswald Skeete, et al.; "Integrated Circuit Packages Including High Density Bump-Less Build Up Layers And A Lesser Density Core Or Coreless Substrate"; filed Sep. 25, 2007.|
|5||Pending U.S. Appl. No. 12/590,350; Ravi K. Nalla et al.; "Microelectronic Package and Method of Manufacturing Same"; filed Nov. 6, 2009.|
|6||Pending U.S. Appl. No. 12/655,321; John Guzek; "Recessed and Embedded Die Coreless Package"; filed Dec. 29, 2009.|
|7||Pending U.S. Appl. No. 12/655,335; John Stephen Guzek et al.; "Semiconductor Package with Embedded Die and its Methods of Fabrication"; filed Dec. 29, 2009.|
|8||Pending U.S. Appl. No. 12/725,925; John S. Guzek et al.; "System-in-Package Using Embedded-Die Coreless Substrates and Processes of Forming Same"; filed Mar. 17, 2010.|
|9||Pending U.S. Appl. No. 12/753,637; Robert L. Sankman et al.; "Embedded Semiconductive Chips in Reconstituted Wafers, and Systems Containing Same"; filed Apr. 2, 2010.|
|10||Pending U.S. Appl. No. 12/755,183; Ravi K. Nalla et al.; "Forming In-Situ Micro-Feature Structures with Coreless Packages"; filed Apr. 6, 2010.|
|11||Pending U.S. Appl. No. 12/755,201; Ravi K. Nalla et al.; "Forming Metal Filled Die Back-Side Film For Electromagnetic Interference Shielding With Coreless Packages"; filed Apr. 6, 2010.|
|12||Pending U.S. Appl. No. 12/761,782; Ravi K. Nalla et al.; "Forming Functionalized Carrier Structures with Coreless Packages"; filed Apr. 16, 2010.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US8535989||Apr 2, 2010||Sep 17, 2013||Intel Corporation||Embedded semiconductive chips in reconstituted wafers, and systems containing same|
|US8848380||Jun 30, 2011||Sep 30, 2014||Intel Corporation||Bumpless build-up layer package warpage reduction|
|US8937382||Jun 27, 2011||Jan 20, 2015||Intel Corporation||Secondary device integration into coreless microelectronic device packages|
|US8969140||Aug 14, 2013||Mar 3, 2015||Intel Corporation||Embedded semiconductive chips in reconstituted wafers, and systems containing same|
|US9257368||May 14, 2012||Feb 9, 2016||Intel Corporation||Microelectric package utilizing multiple bumpless build-up structures and through-silicon vias|
|US9496211||Nov 21, 2012||Nov 15, 2016||Intel Corporation||Logic die and other components embedded in build-up layers|
|US9613920||Dec 31, 2015||Apr 4, 2017||Intel Corporation||Microelectronic package utilizing multiple bumpless build-up structures and through-silicon vias|
|US9627227||Aug 21, 2014||Apr 18, 2017||Intel Corporation||Bumpless build-up layer package warpage reduction|
|US9646851||Mar 15, 2016||May 9, 2017||Intel Corporation||Embedded semiconductive chips in reconstituted wafers, and systems containing same|
|US9685390||Jun 8, 2012||Jun 20, 2017||Intel Corporation||Microelectronic package having non-coplanar, encapsulated microelectronic devices and a bumpless build-up layer|
|US9686870||Dec 10, 2014||Jun 20, 2017||Intel Corporation||Method of forming a microelectronic device package|
|U.S. Classification||257/698, 257/E23.01, 257/777, 438/106, 257/E21.505|
|International Classification||H01L23/48, H01L21/58|
|Cooperative Classification||H01L2924/0002, H01L23/50, H01L23/13, H01L23/16, H01L23/3121, H01L23/49833|
|European Classification||H01L23/16, H01L23/13, H01L23/50, H01L23/498F|
|Mar 20, 2009||AS||Assignment|
Owner name: INTEL CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:SKEETE, OSWALD L.;REEL/FRAME:022430/0953
Effective date: 20080222
|Mar 25, 2015||FPAY||Fee payment|
Year of fee payment: 4