|Publication number||US8072788 B1|
|Application number||US 12/831,660|
|Publication date||Dec 6, 2011|
|Filing date||Jul 7, 2010|
|Priority date||May 17, 2000|
|Also published as||US6859399, US6868470, US6972977, US7405980, US7433218, US7460382, US7483284, US7755919, US8386735, US8832364|
|Publication number||12831660, 831660, US 8072788 B1, US 8072788B1, US-B1-8072788, US8072788 B1, US8072788B1|
|Original Assignee||Marvell International Ltd.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (25), Non-Patent Citations (15), Classifications (21), Legal Events (1)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a continuation of U.S. patent application Ser. No. 12/330,939, filed Dec. 9, 2008, which is a continuation of U.S. patent application Ser. No. 11/070,622 (now U.S. Pat. No. 7,483,284), filed Mar. 2, 2005, which is a divisional of U.S. patent application Ser. No. 10/348,091 (now U.S. Pat. No. 6,972,977), filed Jan. 21, 2003, which incorporates by reference the entire contents of U.S. Provisional Application No. 60/205,795, filed May 17, 2000, and the entire contents of U.S. Pat. No. 6,859,399, issued Feb. 22, 2005. The disclosures of the above applications are incorporated herein by reference in their entirety.
An aspect of this invention relates to non-volatile semiconductor memory devices.
Many electronic devices include embedded systems having central processor units (CPUs) to control the operation of the device providing greatly enhanced functionality and operational flexibility. Typically, non-volatile memory is included as a portion of the embedded system to store operating system program code and data for operating the embedded system. Recently, embedded systems have begun to use flash memory for the non-volatile memory. Flash memory may advantageously be reprogrammed while also providing non-volatile storage of information.
A device fabricated on a flash process semiconductor die. The device including main memory to store processor information. A cache memory to cache a portion of the processor information. A cache controller to control the cache memory. A device interface to communicate the processor information to another semiconductor die. Control logic to control the device interface.
The details of one or more embodiments of the invention are set forth in the accompanying drawings and the description below. Other features, objects, and advantages of the invention will be apparent from the description and drawings, and from the claims.
Like reference symbols in the various drawings indicate like elements.
Main memory 56 provides non-volatile storage for the program code and data for operating a processor such as in an embedded system. The main memory 56 may arranged in any form of architecture including a page architecture and a heap architecture. In one example, the main memory 56 may include 3 MBits arranged in 32 KByte pages with a cache memory 52 of 64 Bytes.
Control logic 58 may include the cache controller 54 and control accesses to the main memory 56. The control logic 58 is formed using a flash process.
An error correction module 60 may detect and correct errors in the information flowing between the flash memory module and the embedded processor. Any error correction scheme may be used including cyclic redundancy check (CRC), parity, and forward error correction (FEC).
The flash memory module 50 may include one or more interfaces (I/F) 62 to communicate information between the flash memory module 50 and external components such as an embedded processor. The interface 62 may include a serial interface, a hybrid interface, a parallel interface, and combinations of these interfaces. In one aspect, the flash memory module 50 may include a hybrid interface in combination with a serial interface. An aspect of the hybrid interface is described in U.S. provisional application 60/205,795 filed May 17, 2000, and U.S. non-provisional application Ser. No. 09/620,545 filed Jul. 20, 2000, which are each incorporated by reference in their entirety.
A burst signal 78 may control a burst mode in which multiple bytes of data may be transferred sequentially over the hybrid bus 72. The burst signal 78 may comprise one or more digital signals to indicate multiple burst levels. In one aspect, a single line may be used to indicate two burst levels including a low burst level such as 4 Bytes and a high burst level such as 8 Bytes.
A sync signal, P_SYNC_N, 80, may in combination with higher order bits of the hybrid bus 72 control the transmission of READ or instructions over the hybrid bus 72.
A clock reference signal, REF_CLK, and clock output signal, P_CLK_OUT, 82 may be generated from an I/F clock 84. The clock output signal 82 may be used to send READ data on the hybrid bus 72.
The SOC 104 may include an embedded CPU 106, SRAM 108, system logic 110, cache memory 112, and a cache controller 114 for processing program code and data. The embedded processor system 100 may include any type of SOC fabricated with a digital process and having an embedded CPU. The program code and data associated with the embedded CPU 106 are stored in the flash memory module 102 and communicated to the SOC 104 through an interface (I/F) 116. The flash memory module 102 provides non-volatile storage for the program code and data. A translator 118 may translate the information flowing between the interface 116 and the internal bus structure of the SOC 104. Generally, control signals flow from the SOC 104 to the flash memory module 102; while during READ operations, instructions and data flow from the flash memory module 102 to the SOC 104. However, instructions and data may also flow towards the flash memory module 102 such as when the main memory in the flash memory module is being rewritten.
A number of embodiments of the invention have been described. Nevertheless, it will be understood that various modifications may be made without departing from the spirit and scope of the invention. Accordingly, other embodiments are within the scope of the following claims.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US5150472||Oct 20, 1989||Sep 22, 1992||International Business Machines Corp.||Cache management method and apparatus for shared, sequentially-accessed, data|
|US5325504||Aug 30, 1991||Jun 28, 1994||Compaq Computer Corporation||Method and apparatus for incorporating cache line replacement and cache write policy information into tag directories in a cache system|
|US5367653||Dec 26, 1991||Nov 22, 1994||International Business Machines Corporation||Reconfigurable multi-way associative cache memory|
|US5434993||Nov 9, 1992||Jul 18, 1995||Sun Microsystems, Inc.||Methods and apparatus for creating a pending write-back controller for a cache controller on a packet switched memory bus employing dual directories|
|US5799203||May 17, 1996||Aug 25, 1998||Advanced Micro Devices, Inc.||System for receiving peripheral device capability information and selectively disabling corresponding processing unit function when the device failing to support such function|
|US5802559||Nov 4, 1996||Sep 1, 1998||Advanced Micro Devices, Inc.||Mechanism for writing back selected doublewords of cached dirty data in an integrated processor|
|US5860083||Mar 14, 1997||Jan 12, 1999||Kabushiki Kaisha Toshiba||Data storage system having flash memory and disk drive|
|US6717583||Nov 26, 2001||Apr 6, 2004||Hitachi, Ltd.||Data processor having unified memory architecture providing priority memory access|
|US6785767||Dec 26, 2000||Aug 31, 2004||Intel Corporation||Hybrid mass storage system and method with two different types of storage medium|
|US6836816||Mar 28, 2001||Dec 28, 2004||Intel Corporation||Flash memory low-latency cache|
|US6859399||Jul 20, 2000||Feb 22, 2005||Marvell International, Ltd.||Memory architecture and system and multiport interface protocol|
|US6871264||Mar 6, 2002||Mar 22, 2005||Hewlett-Packard Development Company, L.P.||System and method for dynamic processor core and cache partitioning on large-scale multithreaded, multiprocessor integrated circuits|
|US6941423||Dec 22, 2003||Sep 6, 2005||Intel Corporation||Non-volatile mass storage cache coherency apparatus|
|US6972977 *||Jan 21, 2003||Dec 6, 2005||Marvell International Ltd.||Flash memory module|
|US7007131||Dec 27, 2000||Feb 28, 2006||Intel Corporation||Method and apparatus including special programming mode circuitry which disables internal program verification operations by a memory|
|US7103724||Apr 1, 2002||Sep 5, 2006||Intel Corporation||Method and apparatus to generate cache data|
|US7117328||Sep 10, 2004||Oct 3, 2006||Hitachi Ulsi Systems Co., Ltd.||Non-volatile data storage system and data storaging method|
|US7120755||Jan 2, 2002||Oct 10, 2006||Intel Corporation||Transfer of cache lines on-chip between processing cores in a multi-core system|
|US7275135||Aug 31, 2001||Sep 25, 2007||Intel Corporation||Hardware updated metadata for non-volatile mass storage cache|
|US7433218 *||Jul 19, 2005||Oct 7, 2008||Marvell International Ltd.||Flash memory module|
|US7460382 *||Mar 2, 2005||Dec 2, 2008||Marvell International Ltd.||Flash memory module|
|US7483284 *||Mar 2, 2005||Jan 27, 2009||Marvell International Ltd.||Flash memory module|
|US7755919 *||Dec 9, 2008||Jul 13, 2010||Marvell International Ltd.||Flash memory module|
|EP0707316B1||Oct 9, 1995||Mar 13, 2002||Matsushita Electric Industrial Co., Ltd.||Semiconductor device with memory core chip and memory peripheral circuit chip and method for fabricating the same|
|EP1154434A1||Oct 9, 1995||Nov 14, 2001||Matsushita Electric Industrial Co., Ltd.||Semiconductor device and method for fabricating the same, memory core chip and memory peripheral circuit chip|
|1||312 Amendment filed May 26, 2005 in response to Notice of Allowance mailed Feb. 28, 2005 for U.S. Appl. No. 10/348,091, filed Jan. 21, 2003.|
|2||Amendment filed Feb. 19, 2008 in response to USPTO Non-Final Office Action mailed Nov. 16, 2007 for U.S. Appl. No. 11/184,753, filed Jul. 19, 2005.|
|3||Amendment filed Nov. 19, 2004 in response to USPTO Non-Final Office Action mailed Oct. 20, 2004 for U.S. Appl. No. 10/348,091, filed Jan. 21, 2003.|
|4||Notice of Allowance mailed Feb. 28, 2005 for U.S. Appl. No. 10/348,091, filed Jan. 21, 2003.|
|5||Response to Election/Restriction Requirement and Petition for Extension of Time filed May 2, 2007 in response to USPTO Non-Final Office Action mailed Mar. 23, 2007 for U.S. Appl. No. 11/184,753, filed Jul. 19, 2005.|
|6||Response to Election/Restriction Requirement filed Aug. 23, 2007 in response to USPTO Non-Final Office Action mailed Aug. 9, 2007 for U.S. Appl. No. 11/184,753, filed Jul. 19, 2005.|
|7||Response to Election/Restriction Requirement filed Dec. 28, 2006 in response to USPTO Non-Final Office Action mailed Nov. 29, 2006 for U.S. Appl. No. 11/184,753, filed Jul. 19, 2005.|
|8||Response to Restriction Requirement filed Jul. 29, 2004 in response to USPTO Non-Final Office Action mailed Jul. 27, 2004 for U.S. Appl. No. 10/348,091, filed Jan. 21, 2003.|
|9||U.S. Appl. No. 60/205,795, filed May 17, 2000; Memory Architecture and System and Interface Protocol; Saeed Azimi.|
|10||USPTO Non-Final Office Action mailed Aug. 9, 2007 for U.S. Appl. No. 11/184,753, filed Jul. 19, 2005.|
|11||USPTO Non-Final Office Action mailed Jul. 27, 2004 for U.S. Appl. No. 10/348,091, filed Jan. 21, 2003.|
|12||USPTO Non-Final Office Action mailed Mar. 23, 2007 for U.S. Appl. No. 11/184,753, filed Jul. 19, 2005.|
|13||USPTO Non-Final Office Action mailed Nov. 16, 2007 for U.S. Appl. No. 11/184,753, filed Jul. 19, 2005.|
|14||USPTO Non-Final Office Action mailed Nov. 29, 2006 for U.S. Appl. No. 11/184,753, filed Jul. 19, 2005.|
|15||USPTO Non-Final Office Action mailed Oct. 20, 2004 for U.S. Appl. No. 10/348,091, filed Jan. 21, 2003.|
|U.S. Classification||365/49.1, 365/49.18, 365/189.06, 365/49.17|
|International Classification||G06F12/08, G06F13/00, G06F13/40, G06F3/06, G06F13/28, G11C15/00|
|Cooperative Classification||G06F2212/2022, G06F12/0804, G06F2003/0692, G06F12/0866, G06F13/28, G06F3/0601, Y02B60/1225, Y02B60/1228|
|European Classification||G06F13/28, G06F12/08B2, G06F12/08B12|