|Publication number||US8076175 B2|
|Application number||US 12/036,829|
|Publication date||Dec 13, 2011|
|Priority date||Feb 25, 2008|
|Also published as||EP2257996A1, EP2257996B1, US8945976, US20090215218, US20120171806, WO2009108161A1, WO2009108163A1|
|Publication number||036829, 12036829, US 8076175 B2, US 8076175B2, US-B2-8076175, US8076175 B2, US8076175B2|
|Inventors||Daniel L. Meier, Ajeet Rohatgi|
|Original Assignee||Suniva, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (141), Non-Patent Citations (27), Referenced by (5), Classifications (14), Legal Events (6)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention generally relates to silicon solar cells. More particularly, the present invention relates to a wafer structure that reduces recombination of holes and electrons at the surface, and a process that introduces less stress into thin silicon wafers to enhance their structural integrity.
Solar cells are devices that convert light energy into electrical energy. These devices are also often called photovoltaic (PV) cells. Solar cells are manufactured from a wide variety of semiconductors. One common semiconductor material is crystalline silicon.
Solar cells have three main elements: (1) a semiconductor; (2) a semiconductor junction; and (3) conductive contacts. Semiconductors such as silicon may be doped n-type or p-type. When an n-type silicon and p-type silicon are brought together, the region in the solar cell where they meet is a semiconductor junction. The semiconductor absorbs light. The energy from the light may be transferred to the valence electron of an atom in a silicon layer, which allows the valence electron to escape its bound state leaving behind a hole. These photogenerated electrons and holes are separated by the electric field associated with the p-n junction. The conductive contacts allow current to flow from the solar cell to an external circuit.
The top conductive contact 50, comprising silver, enables electric current to flow into the solar cell 5. The top conductive contact 50, however, does not cover the entire face of the cell 5 because silver is not transparent to light. Thus, the top conductive contact 50 has a grid pattern to allow light to enter into the solar cell 5. Electrons flow from the top conductive contact 50, and through the load 75, before uniting with holes via the bottom conductive contact 40.
The bottom conductive contact 40 usually comprises aluminum-silicon eutectic. This conductive contact 40 typically covers the entire bottom of the p-type silicon 10 in order to maximize conduction. The aluminum is alloyed with silicon at high temperatures of approximately 750 degrees Celsius, well above the aluminum-silicon eutectic temperature of 577 degrees Celsius. This alloying reaction creates a heavily-doped p-type region at the bottom of the base and gives rise to a strong electric field there. This field aids the field associated with the p-n junction in separating electrons from holes so that electrons are collected at the top contact and holes are collected at the bottom contact.
A solar cell structure that comprises a p-n homojunction and heterojunction surface passivation is provided for reducing the loss of electrons and holes by recombination at the surface, and for reinforcing an internal electric field of the p-n homojunction. A fabrication process compatible for manufacturing this solar cell on thin crystalline silicon wafers is provided. In an embodiment, a plurality of solar cells having a p-n homojunction and heterojunction surface passivation are connected in series, and are coupled to a transparent encapsulating material and to a reflective material.
The foregoing is a summary and thus contains, by necessity, simplifications, generalizations and omissions of detail; consequently, those skilled in the art will appreciate that the summary is illustrative only and is not intended to be in any way limiting. Other aspects, inventive features, and advantages of the present disclosure, as defined solely by the claims, will become apparent in the non-limiting detailed description set forth below.
In the following detailed description, numerous specific details are set forth in order to provide a thorough understanding of the invention. However, it will be understood by those skilled in the art that the present invention may be practiced without these specific details. In other instances, well-known methods, procedures, components, and circuits have not been described in detail so as not to obscure the present invention.
Solar energy is an ideal resource because it is clean and reliable. However, one impediment to achieving greater use of solar energy heretofore is the cost of solar collection systems. Approximately 75% of the cost of manufacturing silicon solar cells is in the cost of the silicon wafer itself. Thus, in theory, the more wafers that can be sliced from an ingot, the more cost savings may be realized. However, thinner wafers typically suffer reduced yield. Further, thinner wafers are subject to deformation if exposed to non-uniform high temperatures during the manufacturing process and to stresses from other layers on the silicon wafer, particularly from the aluminum-silicon eutectic layer.
For one embodiment of the invention, an n-type diffused layer is formed on one side of a silicon wafer having a p-type doping. The diffused layer may be formed in a diffusion furnace.
The plurality of silicon wafers 410 and the plurality of dopant sources 420 may be placed on the wafer boat 405 in a pattern such that there are two silicon wafers 410 positioned between a first dopant source 420 and a second dopant source 420. For example,
Once the plurality of silicon wafers 410 and plurality of dopant sources 420 are positioned on the wafer boat, the furnace may be set to a temperature of between approximately 700 and 1000 degrees Celsius to cause dopant molecules to diffuse from each of the dopant sources 420 to a surface of adjacent silicon wafers 410. Note that heating thin silicon wafers to high temperatures over 700 degrees Celsius is generally not beneficial because of the risk of stress induced bowing in the silicon wafers. However, in this case, the entire wafer is heated, rather than subjecting only a portion or surface of the wafer to the heat. Because the temperature gradient across the wafer is minimized, the risk of deformation during diffusion is also minimized, so elevated heating is acceptable at this stage of the process.
This diffusion process may also be used on silicon wafers having n-type doping. For another embodiment of the invention, a p-type diffused layer may be formed on one side of a plurality of n-type silicon wafers. In this embodiment, silicon wafers 410 are doped n-type. The dopant sources 420 are coated with p-type dopants such as boron, gallium, indium, or aluminum. The n-type silicon wafers are then diffused in the diffusion furnace 400.
In the same thermal cycle, but after the diffusion process has completed, the furnace may be injected with oxygen at a flow rate of approximately 3000 standard cubic centimeters per minute to grow an oxide layer on both sides of each silicon wafer in operation 110. After approximately 10 to 30 minutes at a temperature of approximately 900 degrees Celsius, a thermal oxide thickness of five to 20 nanometers is formed on both sides of the wafer. In forming the oxide layer, some of the silicon wafer, which includes any potentially contaminated portion of the surface, is consumed. An oxide layer approximately 10 nanometers thick consumes approximately 4.5 nanometers of silicon from its original surface during its formation. This ensures that the silicon directly beneath the oxide layer is of virgin quality.
Next, the oxide layers are removed from each of the silicon wafers in operation 120. In contrast to traditional methods, a wet chemical cleaning process to remove organic and metallic contamination from the surface of the wafer is not needed for the final etch. Examples of typical wet chemical cleaning processes include solutions of hydrogen peroxide with ammonium hydroxide or hydrochloric acid (RCA clean) and a solution of hydrogen peroxide with sulfuric acid. Such solutions are usually used above room temperature, typically about 80 degrees Celsius. Because the oxide layer has already consumed any potential contaminants, the removal of the oxide layers exposes non-contaminated silicon surfaces. Clean surfaces are critically important in the formation of high quality heterojunctions.
For one embodiment of the invention, the thermal oxide layers are stripped from both wafer surfaces using a dilute hydrofluoric acid (HF) solution. The HF solution may comprise 24 parts water to one part 49% HF by volume. The etch rate of thermal oxide with this solution is approximately eight nanometers per minute. Thus, the etch time for a 20 nanometer oxide layer is between approximately two and three minutes.
The etching of a surface is complete when the surface changes from a hydrophilic state to a hydrophobic state. In other words, if there is still thermal oxide on the silicon surface, water sheets on the surface. Once the oxide layer is stripped from the silicon surface, water balls up on the surface. At this point, the dangling silicon bonds at the wafer surface are terminated by hydrogen atoms, which prepares the silicon for amorphous silicon deposition. No water rinse is used after the etch in order to preserve the condition of the hydrogen-terminated surface. Water rinsing is not needed because the etching solution drains cleanly from the surface by virtue of its hydrophobic state.
Once the oxide layer is removed and the dangling bonds are terminated, an undoped amorphous silicon layer is deposited on both sides of the wafer in operation 130. For one embodiment of the invention, undoped, or intrinsic, amorphous silicon, may be deposited by a hot wire chemical vapor deposition (HWCVD) process. In this process, a wire is heated above the substrate to a temperature of about 2000 degrees Celsius, and a pressure of approximately 10 millitorr may be maintained in the deposition chamber. The wire may be comprised of tantalum or tungsten.
The hot wire decomposes silane molecules. When the molecular fragments make contact with the relatively cold surface of the silicon wafer, the fragments condense and stay on the surface, transitioning from a gas phase to a solid phase. Ideally, the silicon wafer is heated to between approximately 50 and 200 degrees Celsius to provide mobility to silicon atoms to form an amorphous silicon material. It is, however, important to keep the temperature below approximately 400 degrees Celsius to prevent the amorphous silicon from losing passivation properties by crystallizing.
For another embodiment of the invention, the undoped amorphous silicon layer is deposited using a plasma enhanced chemical vapor deposition (PECVD) process. This process also uses silane as a feed gas. The silane gas is decomposed by action of a radio frequency plasma. A frequency range of between approximately 13 and 70 megahertz may be applied to excite the plasma.
For yet another embodiment of the invention, the undoped amorphous silicon layer is deposited by an expanding thermal plasma (ETP) technique.
An undoped amorphous silicon layer is applied to both the front and back surfaces of the silicon. An abrupt interface between amorphous silicon and crystalline silicon will help to reduce the recombination of holes and electrons at the surface of the crystalline silicon. The front and back undoped amorphous silicon layers may be applied sequentially or simultaneously. Each of the undoped amorphous silicon layers has a thickness of approximately two to 10 nanometers. The thickness of the undoped amorphous silicon layer on the front surface of a silicon wafer may be approximately equal to the thickness of the undoped amorphous silicon layer on the back surface. Alternatively, the thickness of the undoped amorphous silicon layer on the front surface of the silicon wafer may be less than the thickness of the undoped amorphous silicon layer on the back surface to avoid excessive absorption of light in the amorphous silicon layer where photogenerated carriers have very low lifetime. Since very little light is absorbed in the back undoped amorphous silicon layer, it can be made thicker to give an improved surface passivation
Following deposition of the intrinsic amorphous silicon layers, a first doped amorphous silicon layer is added to the front side of the wafer in operation 140. If the substrate of the silicon wafer is p-type, a doped n-type amorphous silicon layer is deposited to the front, or emitter, side of the wafer. Otherwise, if the substrate of the silicon wafer is n-type, a doped p-type amorphous silicon layer is deposited on the front side of the wafer. The deposition may be done by HWCVD, PECVD, or ETP.
In a HWCVD process, silane and 5% phosphine in hydrogen are applied in the ratio of one part silane to 1.2 parts 5% phosphine in hydrogen at a pressure of approximately 60 millitorr. Moreover, the wafer is held at a temperature in the range of approximately 100 to 300 degrees Celsius. The thickness of the doped amorphous silicon layer may be approximately four to 20 nanometers. It is preferred if the first doped amorphous silicon layer is formed in a different chamber in order to avoid contamination of the chamber used to deposit undoped amorphous silicon.
In operation 150, a second doped amorphous silicon layer is added to the back side of the wafer. This doped amorphous silicon layer has the opposite type from the first doped amorphous silicon layer. Therefore, if the first doped amorphous silicon layer is doped p-type, the second doped amorphous silicon layer is doped n-type, and vice versa. The deposition of the second doped amorphous silicon layer may be applied by HWCVD, PECVD, or ETP.
For HWCVD, silane and 2.5% diborane in hydrogen are applied in the ratio of one part silane to five parts 2.5% diborane in hydrogen at a pressure of approximately 70 millitorr with the wafer held at a temperature of approximately 150 to 350 degrees Celsius. The thickness of the doped amorphous silicon layer grown in this operation may be approximately four to 20 nanometers.
In operation 160, a transparent conductive oxide that has a thickness of approximately 75 nanometers is formed on both sides of the wafer. The transparent conductive oxide layers cover the entire front side and back side of the silicon wafer. The transparent conductive oxide layers are substantially transparent, and have an index of refraction of approximately 2.0. This index of refraction is chosen for the transparent conductive oxide layers in order to provide an appropriate intermediate value between that of air (index of 1.0) and that of silicon (index of approximately 4). The transparent conductive oxide serves as an effective antireflective coating for the solar cell.
The transparent conductive oxide may comprise indium tin oxide. A 90% indium, 10% tin alloy may be evaporated in the presence of oxygen to form an indium tin oxide layer on a wafer held at a temperature of below 250 degrees Celsius. For example, the wafer temperature may be between 150 and 250 degrees Celsius. Such a deposition is performed under vacuum conditions, with a partial pressure of oxygen.
For another embodiment of the invention, the transparent conductive oxide may comprise zinc oxide with aluminum. Other than evaporation, transparent conductive oxide layers, such as zinc oxide and indium tin oxide, may be applied by sputtering. The transparent conductive oxide layers may be applied sequentially or simultaneously.
Finally, contacts are applied to the transparent conductive oxide layers in operation 170. The contacts are grid lines comprising silver. The grid lines may be applied by screen printing, ink jet printing, or evaporation through a shadow mask. A heat treatment of less than 450 degrees Celsius may also be applied for decomposing the printed material, or to promote adherence of the silver lines to the transparent conductive oxide layers.
The silver grid lines do not come in direct contact with the crystalline silicon surface. Application of the contacts to the transparent conductive oxide layers avoids the very high recombination areas on conventional homojunction cells where metals are in direct contact with the crystalline silicon surface.
The doped substrate 200 is coupled to the diffused layer 210. The doped substrate 200 may be p-type or n-type. If the substrate 200 is p-type, the diffused layer 210 is n-type. Otherwise, if the substrate 200 is n-type, the diffused layer is p-type. The interface between the doped substrate 200 and diffused layer 210 is a homojunction. The positive fixed charge on the n-side of the homojunction and the negative fixed charge on the p-side of the homojunction create an electric field. The electric field directs the photogenerated electrons to the n-side and the photogenerated holes to the p-side. The homojunction serves to separate a large fraction of the photogenerated carriers, thereby enabling their collection at the contacts.
One thermal oxide layer 220 is grown on the diffused layer 210, and a second thermal oxide layer 225 is grown on the doped substrate 200. The thermal oxide layers 220, 225 are formed to eliminate the costly and time-consuming preparation of the silicon surface by extensive wet chemical cleaning. As explained above, the thermal oxidation process consumes part of the silicon wafer, including any parts of the surface that are contaminated.
Thus, upon removal of the thermal oxide layers 220, 225 in operation 120, the exposed surfaces of the doped substrate 200 and diffused layer 210, as shown in
Amorphous silicon layers 240, 230 are coupled to crystalline silicon layer 210 to enable charge to flow between these layers, which creates an effective heterojunction. Further, this heterojunction has an electric field that is in the same direction as the electric field in the homojunction of the crystalline silicon. The electric fields are in the same direction because doped amorphous silicon layer 240 and diffused layer 210 have the same charge type.
Because amorphous silicon layers 245, 235 are coupled to crystalline silicon layers 200, there is a heterojunction at that interface as well. This heterojunction has an electric field that is also in the same direction as the electric field in the homojunction of the crystalline silicon. The electric fields are in the same direction because doped amorphous silicon layer 245 and doped substrate 200 have the same type. Hence, the effective heterojunction acts to supplement and reinforce the action of the homojunction.
The electric fields created by the two heterojunctions act to supplement or reinforce the electric field of the homojunction. The reinforced electric field permits electrons to flow more freely through the solar cell and into an external load coupled to the solar cell.
Solar cells produced from a silicon wafer may subsequently be incorporated into solar modules. The solar module depicted in
The solar cells of the solar module are connected in series to build up voltage. Specifically, the solar cells are soldered to one another such that the negative contact of a first solar cell 300 is coupled to the positive contact of a second solar cell 300. The negative contact of the second solar cell 300 is connected to the positive contact of a third solar cell 300. The pattern is continued until all the solar cells 300 of a module are soldered together. By connecting the solar cells in series, the voltage generated by each solar cell 300 is aggregated with the next. For one embodiment of the invention, 36 solar cells are connected in series in a single module. For another embodiment of the invention, 72 solar cells are connected in series in a single module. The positive terminal of the solar module is coupled to the positive contact of the first solar cell 300. The negative terminal of the solar module is coupled to the negative terminal of the negative contact of the last of the plurality of solar cells 300 connected in series.
Encapsulating material 510 is coupled to one side of the plurality of solar cells 300. Encapsulating material 520 is coupled to a second side of the plurality of solar cells 300. The encapsulating materials 510, 520 may comprise a transparent material having a similar index of refraction as glass, such as ethylene vinyl acetate, to allow light to pass to the solar cell 300 and to protect the solar cell 300 from potentially harmful elements and objects.
During the fabrication of the module, the first encapsulating material 510 and the second encapsulating material 520 are squeezed together and heated. The ethylene vinyl acetate melts and flows around the plurality of solar cells 300. The glass sheet 515 is then coupled to the first encapsulating material 510 to further protect the solar cell 300. Because the encapsulating material 510 and glass sheet 515 have substantially the same index of refraction, the two layers have the optical properties of a single layer.
A backing sheet 530 is coupled to the second encapsulating material 520. This backing sheet 530 may comprise a reflective material, such as polyvinyl fluoride. Any light that passes through the glass sheet 515, encapsulating material 510, and is not absorbed by a solar cell 300, exits through encapsulating material 520. The light may then reflect off backing sheet 530 and pass through solar cell 300 a second time, and offer the solar cell 300 a second opportunity to absorb the light.
In the forgoing specification, the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modification and changes may be made thereto without departure from the broader spirit and scope of the invention as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than restrictive sense.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4019924||Nov 14, 1975||Apr 26, 1977||Mobil Tyco Solar Energy Corporation||Solar cell mounting and interconnecting assembly|
|US4100310 *||Jan 14, 1976||Jul 11, 1978||Hitachi, Ltd.||Method of doping inpurities|
|US4129090 *||Apr 5, 1976||Dec 12, 1978||Hitachi, Ltd.||Apparatus for diffusion into semiconductor wafers|
|US4370510 *||Sep 26, 1980||Jan 25, 1983||California Institute Of Technology||Gallium arsenide single crystal solar cell structure and method of making|
|US4377723||May 2, 1980||Mar 22, 1983||The University Of Delaware||High efficiency thin-film multiple-gap photovoltaic device|
|US4396793||Apr 12, 1982||Aug 2, 1983||Chevron Research Company||Compensated amorphous silicon solar cell|
|US4442310||Jul 15, 1982||Apr 10, 1984||Rca Corporation||Photodetector having enhanced back reflection|
|US4451838||Dec 29, 1980||May 29, 1984||Shunpei Yamazaki||Semiconductor photoelectric conversion device|
|US4496788||Sep 2, 1983||Jan 29, 1985||Osaka Transformer Co., Ltd.||Photovoltaic device|
|US4534099||Sep 18, 1984||Aug 13, 1985||Standard Oil Company (Indiana)||Method of making multilayer photoelectrodes and photovoltaic cells|
|US4547622||Apr 27, 1984||Oct 15, 1985||Massachusetts Institute Of Technology||Solar cells and photodetectors|
|US4591892||Aug 22, 1983||May 27, 1986||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor photoelectric conversion device|
|US4663495||Jun 4, 1985||May 5, 1987||Atlantic Richfield Company||Transparent photovoltaic module|
|US4672148||Nov 12, 1985||Jun 9, 1987||Sharp Kabushiki Kaisha||Thin-film solar cells|
|US4673628||Mar 16, 1982||Jun 16, 1987||Canon Kabushiki Kaisha||Image forming member for electrophotography|
|US4709119||Nov 28, 1986||Nov 24, 1987||Nukem Gmbh||Photovoltaic cell and method of making same|
|US4758527||May 5, 1987||Jul 19, 1988||Semiconductor Energy Laboratory Co., Ltd.||Method of making semiconductor photo-electrically-sensitive device|
|US4818357||May 6, 1987||Apr 4, 1989||Brown University Research Foundation||Method and apparatus for sputter deposition of a semiconductor homojunction and semiconductor homojunction products created by same|
|US4910153 *||Feb 24, 1989||Mar 20, 1990||Solarex Corporation||Deposition feedstock and dopant materials useful in the fabrication of hydrogenated amorphous silicon alloys for photovoltaic devices and other semiconductor devices|
|US4948740||Mar 15, 1989||Aug 14, 1990||Siemens Aktiengesellschaft||Method for the integrated series-interconnection of thick-film solar cells and method for the manufacture of tandem solar cells|
|US5043772||May 7, 1986||Aug 27, 1991||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor photo-electrically-sensitive device|
|US5114498||Mar 30, 1990||May 19, 1992||Sanyo Electric Co., Ltd.||Photovoltaic device|
|US5213628||Sep 10, 1991||May 25, 1993||Sanyo Electric Co., Ltd.||Photovoltaic device|
|US5324365||Sep 22, 1992||Jun 28, 1994||Canon Kabushiki Kaisha||Solar cell|
|US5342452||Sep 23, 1992||Aug 30, 1994||Canon Kabushiki Kaisha||Photovoltaic device|
|US5349204||Dec 7, 1993||Sep 20, 1994||Semiconductor Energy Laboratory, Co., Ltd.||Photoelectric conversion device|
|US5356488 *||Dec 15, 1992||Oct 18, 1994||Rudolf Hezel||Solar cell and method for its manufacture|
|US5391893||May 1, 1991||Feb 21, 1995||Semicoductor Energy Laboratory Co., Ltd.||Nonsingle crystal semiconductor and a semiconductor device using such semiconductor|
|US5401330||Jul 15, 1994||Mar 28, 1995||Canon Kabushiki Kaisha||Photovoltaic element|
|US5401336||Nov 12, 1993||Mar 28, 1995||Sanyo Electric Co., Ltd.||Photovoltaic device|
|US5434881||Sep 23, 1993||Jul 18, 1995||Siemens Aktiengesellschaft||Diffusion-cooled CO2 stripline laser having reduced ignition voltage|
|US5437734||Feb 8, 1994||Aug 1, 1995||Sony Corporation||Solar cell|
|US5453135||Dec 28, 1993||Sep 26, 1995||Canon Kabushiki Kaisha||Photoelectric conversion device with improved back reflection layer|
|US5486238||Nov 21, 1994||Jan 23, 1996||Canon Kabushiki Kaisha||Photovoltaic device|
|US5500055||Nov 16, 1994||Mar 19, 1996||Canon Kabushiki Kaisha||Photovoltaic device|
|US5521400||Nov 29, 1994||May 28, 1996||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor photoelectrically sensitive device with low sodium concentration|
|US5556794||May 10, 1995||Sep 17, 1996||Semiconductor Energy Laboratory Co., Ltd.||Method of manufacturing a semiconductor device having low sodium concentration|
|US5589008||Sep 27, 1994||Dec 31, 1996||Universite De Neuchatel||Photovoltaic cell and method for fabrication of said cell|
|US5603778||Apr 19, 1995||Feb 18, 1997||Canon Kabushiki Kaisha||Method of forming transparent conductive layer, photoelectric conversion device using the transparent conductive layer, and manufacturing method for the photoelectric conversion device|
|US5665175||Aug 7, 1995||Sep 9, 1997||Safir; Yakov||Bifacial solar cell|
|US5705828||Feb 20, 1996||Jan 6, 1998||Sanyo Electric Co., Ltd.||Photovoltaic device|
|US5769963||Aug 30, 1996||Jun 23, 1998||Canon Kabushiki Kaisha||Photovoltaic device|
|US5858120||Nov 8, 1996||Jan 12, 1999||Canon Kabushiki Kaisha||Photovoltaic device|
|US5859397||May 16, 1997||Jan 12, 1999||Canon Kabushiki Kaisha||Process for the production of a photovoltaic element|
|US5885725||Aug 28, 1996||Mar 23, 1999||Canon Kabushiki Kaisha||Photovoltaic device|
|US5935344||Oct 24, 1996||Aug 10, 1999||Sanyo Electric Co., Ltd.||Photovoltaic element and manufacturing method thereof|
|US5972784||Apr 24, 1997||Oct 26, 1999||Georgia Tech Research Corporation||Arrangement, dopant source, and method for making solar cells|
|US5981867||Apr 16, 1998||Nov 9, 1999||Canon Kabushiki Kaisha||Photovoltaic module|
|US5998730||May 12, 1998||Dec 7, 1999||Canon Kabushiki Kaisha||Production method for deposited film, production method for photoelectric conversion element, production apparatus for deposited film, production apparatus for photoelectric conversion element|
|US6028264||Jul 25, 1997||Feb 22, 2000||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor having low concentration of carbon|
|US6043105||Sep 12, 1997||Mar 28, 2000||Semiconductor Energy Laboratory Co., Ltd.||Method for manufacturing semiconductor sensitive devices|
|US6043427||Feb 19, 1998||Mar 28, 2000||Canon Kabushiki Kaisha||Photovoltaic device, photoelectric transducer and method of manufacturing same|
|US6077722||Jul 14, 1998||Jun 20, 2000||Bp Solarex||Producing thin film photovoltaic modules with high integrity interconnects and dual layer contacts|
|US6136162||Feb 17, 1999||Oct 24, 2000||Canon Kabushiki Kaisha||Method and apparatus for depositing zinc oxide film and method for producing photoelectric converter device|
|US6166318||Mar 3, 1998||Dec 26, 2000||Interface Studies, Inc.||Single absorber layer radiated energy conversion device|
|US6166368||Nov 12, 1998||Dec 26, 2000||Commissariat A L'energie Atomique||Photodetection device, process for the production of this device and application to multispectral detection|
|US6180991||Apr 21, 1995||Jan 30, 2001||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor having low concentration of phosphorous|
|US6214706||Aug 3, 1999||Apr 10, 2001||Mv Systems, Inc.||Hot wire chemical vapor deposition method and apparatus using graphite hot rods|
|US6281426||Jul 13, 2000||Aug 28, 2001||Midwest Research Institute||Multi-junction, monolithic solar cell using low-band-gap materials lattice matched to GaAs or Ge|
|US6307146||Sep 23, 1999||Oct 23, 2001||Mitsubishi Heavy Industries, Ltd.||Amorphous silicon solar cell|
|US6346716||Dec 19, 1997||Feb 12, 2002||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor material having particular oxygen concentration and semiconductor device comprising the same|
|US6413794||Aug 29, 2000||Jul 2, 2002||Canon Kabushiki Kaisha||Method of forming photovoltaic element|
|US6427622||Apr 5, 2001||Aug 6, 2002||Mv Systems, Inc.||Hot wire chemical vapor deposition method and apparatus using graphite hot rods|
|US6465727||May 25, 2001||Oct 15, 2002||Sanyo Electric Co., Ltd.||Photovoltaic element and method of manufacturing the same|
|US6503771||Oct 26, 1999||Jan 7, 2003||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor photoelectrically sensitive device|
|US6533904||May 19, 1999||Mar 18, 2003||Asahi Glass Company Ltd.||Oxide film, laminate and methods for their production|
|US6632277 *||Jan 11, 2001||Oct 14, 2003||Seh America, Inc.||Optimized silicon wafer gettering for advanced semiconductor devices|
|US6664566||Jan 30, 2001||Dec 16, 2003||Semiconductor Energy Laboratory Co., Ltd.||Photoelectric conversion device and method of making the same|
|US6670542||Dec 27, 2000||Dec 30, 2003||Sanyo Electric Co., Ltd.||Semiconductor device and manufacturing method thereof|
|US6706959||Nov 21, 2001||Mar 16, 2004||Clean Venture 21 Corporation||Photovoltaic apparatus and mass-producing apparatus for mass-producing spherical semiconductor particles|
|US6878921||Nov 27, 2002||Apr 12, 2005||Sanyo Electric Co., Ltd.||Photovoltaic device and manufacturing method thereof|
|US7030413||Sep 5, 2001||Apr 18, 2006||Sanyo Electric Co., Ltd.||Photovoltaic device with intrinsic amorphous film at junction, having varied optical band gap through thickness thereof|
|US7041342||Oct 10, 2003||May 9, 2006||Schott Glas||Thin-film solar cells and method of making|
|US7164150||Mar 5, 2003||Jan 16, 2007||Sanyo Electric Co., Ltd.||Photovoltaic device and manufacturing method thereof|
|US7199395||Sep 24, 2004||Apr 3, 2007||Sanyo Electric Co., Ltd.||Photovoltaic cell and method of fabricating the same|
|US7214872||Sep 17, 2002||May 8, 2007||Sanyo Electric Co., Ltd||Photovoltaic element and photovoltaic device|
|US7259322||Jan 9, 2006||Aug 21, 2007||Solyndra, Inc.||Interconnects for solar cell devices|
|US7947895 *||May 24, 2011||Sanyo Electric Co., Ltd.||Photovoltaic device|
|US20020041443 *||Sep 18, 2001||Apr 11, 2002||Varaprasad Desaraju V.||Electrochromic mirrors and devices|
|US20040084282||Nov 4, 2002||May 6, 2004||Kimberly-Clark Worldwide, Inc.||Automatic repacking and accumulation system|
|US20040112426||Dec 10, 2003||Jun 17, 2004||Sharp Kabushiki Kaisha||Solar cell and method of manufacturing the same|
|US20040187911||Nov 26, 2003||Sep 30, 2004||Russell Gaudiana||Photovoltaic cell with mesh electrode|
|US20050056312||Nov 22, 2004||Mar 17, 2005||Young David L.||Bifacial structure for tandem solar cells|
|US20050059186||Sep 15, 2003||Mar 17, 2005||Kelly Nelson A.||Photoelectrochemical device and method of making|
|US20050109388||Oct 25, 2004||May 26, 2005||Canon Kabushiki Kaisha||Photovoltaic device and manufacturing method thereof|
|US20050183767||Feb 19, 2004||Aug 25, 2005||Nanosolar, Inc.||Solution-based fabrication of photovoltaic cell|
|US20050250297 *||May 7, 2004||Nov 10, 2005||Memc Electronic Materials, Inc.||Process for metallic contamination reduction in silicon wafers|
|US20050252544||May 11, 2005||Nov 17, 2005||Ajeet Rohatgi||Silicon solar cells and methods of fabrication|
|US20060065297||Sep 29, 2005||Mar 30, 2006||Sanyo Electric Co., Ltd.||Photovoltaic device|
|US20060162763||Jun 27, 2003||Jul 27, 2006||Clean Venture 21 Corp.||Photovoltaic apparatus and mass-producing apparatus for mass-producing spherical semiconductor particles|
|US20060196535||Aug 22, 2005||Sep 7, 2006||Swanson Richard M||Preventing harmful polarization of solar cells|
|US20060226425 *||Apr 4, 2006||Oct 12, 2006||Lg Philips Lcd Co., Ltd.||Thin film transistor and method of fabricating the same|
|US20060255340 *||May 12, 2005||Nov 16, 2006||Venkatesan Manivannan||Surface passivated photovoltaic devices|
|US20060283499 *||Feb 24, 2006||Dec 21, 2006||Sanyo Electric Co., Ltd.||Photovoltaic cell|
|US20070023081 *||Oct 31, 2005||Feb 1, 2007||General Electric Company||Compositionally-graded photovoltaic device and fabrication method, and related articles|
|US20070023082||Mar 13, 2006||Feb 1, 2007||Venkatesan Manivannan||Compositionally-graded back contact photovoltaic devices and methods of fabricating such devices|
|US20070107773||May 3, 2006||May 17, 2007||Palo Alto Research Center Incorporated||Bifacial cell with extruded gridline metallization|
|US20070169808||Jan 26, 2006||Jul 26, 2007||Kherani Nazir P||Solar cell|
|US20070207628 *||Jul 10, 2006||Sep 6, 2007||Chua Thai C||Method for forming silicon oxynitride materials|
|US20070272297||May 24, 2006||Nov 29, 2007||Sergei Krivoshlykov||Disordered silicon nanocomposites for photovoltaics, solar cells and light emitting devices|
|US20080006319||Jun 5, 2007||Jan 10, 2008||Martin Bettge||Photovoltaic and photosensing devices based on arrays of aligned nanostructures|
|US20080223434 *||Feb 19, 2008||Sep 18, 2008||Showa Denko K.K.||Solar cell and process for producing the same|
|US20100062561 *||Oct 26, 2007||Mar 11, 2010||Dow Corning Corporation||Method for forming a film with a graded bandgap by deposition of an amorphous material from a plasma|
|US20100096004 *||Oct 25, 2006||Apr 22, 2010||Unidym, Inc.||Solar cell with nanostructure electrode(s)|
|US20100263717 *||Nov 9, 2007||Oct 21, 2010||Alliance For Sustainable Energy, Llc||Low Temperature Junction Growth Using Hot-Wire Chemical Vapor Deposition|
|CA2605600A1||Apr 11, 2006||Oct 26, 2006||Hahn-Meitner-Institut Berlin Gmbh||Heterocontact solar cell with inverted geometry of its layer structure|
|DE4207783A1||Mar 11, 1992||Sep 17, 1992||Yoshida Kogyo Kk||Formation of transparent conductive zinc oxide thin film on substrate - by CVD of an organo-zinc cpd. and boron- or aluminium cpd.|
|EP0113434A1||Dec 2, 1983||Jul 18, 1984||Yoshihiro Hamakawa||Photovoltaic device|
|EP0248953A1||Jun 10, 1986||Dec 16, 1987||The Standard Oil Company||Tandem photovoltaic devices|
|EP0265251A2||Oct 21, 1987||Apr 27, 1988||Colorado School Of Mines Foundation, Inc.||Heterojunction p-i-n-photovoltaic cell|
|EP0341756A2||Nov 3, 1982||Nov 15, 1989||Kanegafuchi Kagaku Kogyo Kabushiki Kaisha||Flexible photovoltaic device|
|EP1523003A1||Sep 23, 2004||Apr 13, 2005||Hewlett-Packard Development Company, L.P.||Ultra-high density data storage device using phase change diode memory cells and methods of fabrication thereof|
|EP1852917A2||Apr 30, 2007||Nov 7, 2007||Palo Alto Research Institute Incorporated||Bifacial cell with extruded gridline metallization|
|FR2878374A1||Title not available|
|JP1129470A||Title not available|
|JP1289173A||Title not available|
|JP2109376A||Title not available|
|JP2288369A||Title not available|
|JP3038886B2||Title not available|
|JP3166771B2||Title not available|
|JP4007878B2||Title not available|
|JP6163957A||Title not available|
|JP6181331A||Title not available|
|JP6338623A||Title not available|
|JP7183554A||Title not available|
|JP8116080A||Title not available|
|JP9027627A||Title not available|
|JP10321889A||Title not available|
|JP58042279A||Title not available|
|JP61218176A||Title not available|
|JP61232685A||Title not available|
|JP63215082A||Title not available|
|JP63222471A||Title not available|
|JP2001274446A||Title not available|
|JP2001308362A||Title not available|
|JPS5842279A||Title not available|
|JPS61218176A||Title not available|
|JPS61232685A||Title not available|
|KR910007468B1||Title not available|
|WO2006111138A1||Apr 11, 2006||Oct 26, 2006||Hahn-Meitner-Institut Berlin Gmbh||Heterocontact solar cell with inverted geometry of its layer structure|
|WO2007117153A2||Apr 12, 2007||Oct 18, 2007||Renewable Energy Corporation Asa||Solar cells and methods for manufacturing same|
|1||Dupont, DuPont(TM) TedlarŽ PVF Film, Retrieved Jan. 12, 2010 from Internet Site http://www2.dupont.com/Tedlar-PVF-Film/en-US, 1 Page Total, Dupont.|
|2||Dupont, DuPont™ TedlarŽ PVF Film, Retrieved Jan. 12, 2010 from Internet Site http://www2.dupont.com/Tedlar—PVF—Film/en—US, 1 Page Total, Dupont.|
|3||E Centurioni et al., Junction Formation and Interface Passivation in Homojunction and Heterojunction Silicon Solar Cells Deposited BY VHF-Pecvd, 17, European Photovolaic Solar Energy Conference, Oct. 22-26, 2001, Munich, Germany, pp. 3001-3004.|
|4||E Centurioni et al., Junction Formation and Interface Passivation in Homojunction and Heterojunction Silicon Solar Cells Deposited BY VHF—Pecvd, 17, European Photovolaic Solar Energy Conference, Oct. 22-26, 2001, Munich, Germany, pp. 3001-3004.|
|5||F. Rubinelli, et al., Amorphous-Crystalline Silicon Heterjunction: Theoretical Evaluation of the Current Terms, Solid State Electronics, vol. 32, No. 10, pp. 813-825, 1989.|
|6||G.C. Dubey, et al., Electron-Beam-Induced Current Studies of (i) ucSi :H/ Crystalline (n-+-p) Si Heterostructures, 1991, IEEE, pp. 1960-1962.|
|7||H.C. Neitzert, et al., Stability of Silicon Based Homojunction and Heterojunction Solar Cells Under Space Conditions, Materials Science & Engineering, 2006, pp. 263-268.|
|8||Ibrahim Ahmad Shafi Al Mohtad, Bangladesh; Numerical and Experimental Photoluminescence Studies of a-Si:H/c-Si Heterodiodes, Alumni Summer School 2006 Photovoltaics; pp. 159-181.|
|9||International Search Report from PCT/US2008/007353 dated Mar. 23, 2009.|
|10||International Search Report from PCT/US2008/007355 dated Mar. 23, 2009.|
|11||International Search Report from PCT/US2008/007356 dated Mar. 23, 2009.|
|12||International Search Report from PCT/US2008/007358 dated Mar. 23, 2009.|
|13||L. Carnel et al., Record Voc Values for Thin-Film Polysilicon Solar Cells on Foreign Substrates Using a Heterojunction Emitter, 2006, IEEE, pp. 1449-1454.|
|14||L. Carnel, Thin-Film Polycrystalline Silicon Solar Cells on Ceramic Substrates With a Voc above 500 mV., 2006, pp. 21-25.|
|15||Machine Translation of corresponding Japanese Application No. 11307791 dated Nov. 1999.|
|16||Neitzert, H.C. et al., Bulk and Interface Degradation of Amorphous Silicon/Crystalline Silicon Heterojunction Solar Cells Under Proton Irradiation, 2006, IEEE, pp. 1822-1825.|
|17||Office Action from corresponding U.S. Appl. No. 12/036,766 dated Jun. 10, 2010.|
|18||Office Action from corresponding U.S. Appl. No. 12/036,766, dated Jan. 18, 2011.|
|19||Office Action from corresponding U.S. Appl. No. 12/036,839 dated Aug. 27, 2010.|
|20||Office Action from corresponding U.S. Appl. No. 12/036,839 dated Jan. 22, 2010.|
|21||R. Muller, et al., Identification of Transport and Recombination Paths in Homo-And-Heterojunctions Silicon Solar Cells by Electrically Detected Magnetic Resonance, Journal Non-Crystalline Solid 266-269, 2000, pp. 1124-1128.|
|22||Rudi Bruggemann, M. Rosch, Germany; Simulation of Amorphous Silicon Pin Diodes and Amorphous Silicon/Crystalline Silicon Heterodiode Solar Cells, Alumni Summer School 2006 Photovoltaics; pp. 149-158.|
|23||Sasaki et al., Genuine Wide-Bandgap Microcrystalline Emitter Si-HBT with Enhanced Current Gain by Suppressing Homocrystallization, 1992, IEEE, pp. 2132-2138.|
|24||Supplemental Office Action from corresponding U.S. Appl. No. 12/036,839 dated Aug. 31, 2010.|
|25||Taguchi et al., HIT Cells-High-Efficiency Crystalline Si Cells With Novel Structure, 2000, pp. 503-513, Progress in Photovoltaics: Research and Applications.|
|26||Taguchi et al., HIT Cells—High-Efficiency Crystalline Si Cells With Novel Structure, 2000, pp. 503-513, Progress in Photovoltaics: Research and Applications.|
|27||Taguchi, et al., An Approach for the Higher Efficiency in the Hit Cells, IEEE, 2005, pp. 866-871.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US8377734 *||Dec 2, 2008||Feb 19, 2013||Mitsubishi Electric Corporation||Method for manufacturing solar battery cell|
|US8945976 *||Nov 30, 2011||Feb 3, 2015||Suniva, Inc.||Method for making solar cell having crystalline silicon P—N homojunction and amorphous silicon heterojunctions for surface passivation|
|US20110237016 *||Dec 2, 2008||Sep 29, 2011||Mitsubishi Electric Corporation||Method for manufacturing solar battery cell|
|US20120171806 *||Nov 30, 2011||Jul 5, 2012||Suniva, Inc.||Method for making solar cell having crystalline silicon p-n homojunction and amorphous silicon heterojunctions for surface passivation|
|WO2013180653A1 *||May 29, 2013||Dec 5, 2013||National University Of Singapore||Hybrid solar cell and method of fabricating thereof|
|U.S. Classification||438/96, 257/E31.043|
|International Classification||H01L21/20, H01L31/078|
|Cooperative Classification||Y02P70/521, H01L31/0747, Y02E10/547, H01L31/202, H01L31/078, H01L31/0745, H01L31/068|
|European Classification||H01L31/20B, H01L31/0745, H01L31/078|
|Feb 25, 2008||AS||Assignment|
Owner name: SUNIVA, INC., GEORGIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:MEIER, DANIEL L.;ROHATGI, AJEET;REEL/FRAME:020556/0953
Effective date: 20080225
|Nov 19, 2010||AS||Assignment|
Owner name: COMERICA BANK, A TEXAS BANKING ASSOCIATION, MICHIG
Free format text: SECURITY INTEREST;ASSIGNOR:SUNIVA, INC., A DELAWARE CORPORATION;REEL/FRAME:025408/0616
Effective date: 20101110
|May 31, 2012||AS||Assignment|
Owner name: SUNIVA, INC., GEORGIA
Free format text: RELEASE BY SECURED PARTY;ASSIGNOR:COMERICA BANK;REEL/FRAME:028299/0586
Effective date: 20120530
|Jun 14, 2012||AS||Assignment|
Owner name: WELLS FARGO BANK, NATIONAL ASSOCIATION, CALIFORNIA
Free format text: PATENT AND TRADEMARK SECURITY AGREEMENT;ASSIGNOR:SUNIVA, INC.;REEL/FRAME:028380/0595
Effective date: 20120525
|May 27, 2015||FPAY||Fee payment|
Year of fee payment: 4
|Dec 17, 2015||AS||Assignment|
Owner name: SQN ASSET SERVICING, LLC, NEW YORK
Free format text: SECURITY INTEREST;ASSIGNOR:SUNIVA, INC.;REEL/FRAME:037316/0228
Effective date: 20151117