US8638638B2 - Delay locked loop implementation in a synchronous dynamic random access memory - Google Patents
Delay locked loop implementation in a synchronous dynamic random access memory Download PDFInfo
- Publication number
- US8638638B2 US8638638B2 US13/732,791 US201313732791A US8638638B2 US 8638638 B2 US8638638 B2 US 8638638B2 US 201313732791 A US201313732791 A US 201313732791A US 8638638 B2 US8638638 B2 US 8638638B2
- Authority
- US
- United States
- Prior art keywords
- clock signal
- delay
- locked loop
- synchronous memory
- output clock
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0816—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the controlled phase shifter and the frequency- or phase-detection arrangement being connected to a common input
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/4063—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing
- G11C11/407—Auxiliary circuits, e.g. for addressing, decoding, driving, writing, sensing or timing for memory cells of the field-effect type
- G11C11/4076—Timing circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1051—Data output circuits, e.g. read-out amplifiers, data output buffers, data output registers, data output level conversion circuits
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1072—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for memories with random access ports synchronised on clock signal pulse trains, e.g. synchronous memories, self timed memories
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/22—Read-write [R-W] timing or clocking circuits; Read-write [R-W] control signal generators or management
- G11C7/222—Clock generating, synchronizing or distributing circuits within memory device
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
- H03K5/133—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals using a chain of active delay devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
- H03L7/08—Details of the phase-locked loop
- H03L7/081—Details of the phase-locked loop provided with an additional controlled phase shifter
- H03L7/0812—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used
- H03L7/0814—Details of the phase-locked loop provided with an additional controlled phase shifter and where no voltage or current controlled oscillator is used the phase shifting device being digitally controlled
Definitions
- This invention relates to the field of semiconductor memories, and in particular to a circuit for applying a clock to a synchronous memory such as a synchronous dynamic random access memory (SDRAM).
- SDRAM synchronous dynamic random access memory
- An SDRAM shown in block diagram in FIG. 1 typically operates as follows, with reference to the signal timing diagram shown in FIG. 2 .
- a Clock input terminal 1 receives a clock input signal CLK.
- the remainder of the SDRAM is represented by the memory array and support circuitry block 3 .
- the clock signal arriving at the clock input terminal 1 is buffered inside the SDRAM, represented by the receiver 5 and buffer 6 , and is distributed to internal circuitry of the SDRAM.
- a signal at the output of the memory array and support circuitry 3 is applied to output buffers, represented by output buffer 8 , which is enabled by the clock signal to drive data onto data terminals 10 of the SDRAM.
- output buffer 8 which is enabled by the clock signal to drive data onto data terminals 10 of the SDRAM.
- the clock signal arrives at the enable terminal of the buffers delayed from the clock input signal. This delayed clock signal is illustrated in FIG. 2 as signal ICLK.
- clock skew 12 Assuming that the system is responsive to the rising edge of the clock signal, the delay between the rising edges is shown in FIG. 2 as internal clock skew 12 .
- This clock skew can be a significant fraction of the clock period if the part is driven with a high frequency clock.
- the clock skew typically determines the maximum speed of the part. As the operating frequency of the part increases, as determined by the clock frequency, the clock skew delay causes enabling of the output buffer 8 too late relative to the next rising clock edge and the valid data at the output data terminals 10 will appear too late for the receiving chip.
- This time is the sum of the internal clock skew from the rising edge of the clock input signal CLK to the rising edge of the delayed clock signal ICLK, and the time from the rising edge of the clock signal ICLK to the time that valid data is output on the output terminals 10 caused by the output buffer delay after it has been clocked by the ICLK signal.
- the second solution provides considerable improvement over the first.
- An on chip oscillator is used in a phase locked loop (PLL) which is synchronized with the input clock signal.
- the internal clock signal can be either multiplied in frequency or adjusted to remove internal clock skew as much as possible.
- FIG. 3 A system implementing the second solution is shown in FIG. 3 , and a corresponding timing diagram is shown in FIG. 4 .
- a PLL 15 is fed by the input clock signal from receiver 5 , as well as by a feedback signal on conductor 17 derived from the interconnection conductor which distributes the output buffer enable clock signal. The latter signal is received from the output of the PLL via the internal buffering circuitry represented by buffer 6 .
- the already buffered (and delayed) clock signal is applied to the PLL and is compared with the input clock signal. Since the operation of the PLL is to synchronize the two signals, the clock signal to be distributed to the enable inputs of the output buffers, represented by the timing diagram ICLK in FIG. 4 , is made as close as possible in timing to the input clock signal.
- the internal clock skew is thus-minimized, as illustrated by skew time 19 shown in FIG. 4 .
- the output buffer is enabled much closer to the clock edge that is received by the part and valid data appears sooner relative to the clock edge, and thus allowing higher frequency operation of the part. This is shown by access time 21 , which it may be seen is much shorter than access time 12 resulting from the first solution.
- the PLL solution also suffers from problems. It is complex, requiring an on-chip oscillator with feedback control of the frequency depending on the monitored status of the on-chip oscillator relative to the input clock. It requires significant stand-by power due to its extra circuitry, and it requires considerable start-up time for the on-chip oscillator to synchronize and lock to the input clock frequency. It also requires use of an analog oscillator in a digital circuit, which requires significantly different and complex fabrication techniques.
- the present invention minimizes the elapsed time between a clock edge that is input to a synchronous memory such as an SDRAM and the time at which the same clock edge eventually triggers the output buffer of the SDRAM to drive valid data onto the output terminals of the SDRAM.
- the present invention utilizes a delay locked loop (DLL) instead of the phase locked loop used in the second solution described above.
- DLL delay locked loop
- the DLL allows higher clock frequency operation while requiring less standby current and start-up time than the system that uses the PLL. No oscillator is required as is required using the PLL, and the entire system can be fabricated using digital integrated circuit technology, rather than a mixture of analog and digital technology.
- a clock applying circuit for a synchronous memory is comprised of a clock input for receiving a clock input signal, apparatus connected to the synchronous memory for receiving a driving clock signal, and a tapped delay line for receiving the clock input signal and for delivering the driving clock signal to the synchronous memory in synchronism with but delayed from the clock input signal, the delay being a small fraction of the clock period of the clock input signal. The fraction can be negligibly small.
- a clock applying circuit is comprised of a synchronous dynamic random access memory (SDRAM) comprised of a memory array and an output buffer connected to the memory array, the memory array having a clock input signal terminal and output buffer having an enable terminal for receiving a driving clock signal, a clock input for receiving a clock input signal, a tapped delay line comprised of a series of delay elements and having an input, apparatus for applying the clock input signal to the clock input signal terminal and to the input of the tapped delay line, apparatus for receiving output signals of plural ones of the delay elements and for providing one of the output signals of the delay elements as the driving clock signal, apparatus for applying the driving clock signal to the enable terminal of the output buffer, and apparatus for selecting said one of the output signals having a predetermined one of the rising and falling edge time which follows a corresponding rising or falling edge of the clock input signal by a clock skew delay time of a SDRAM between said clock input signal terminal of the memory array and the output buffer.
- SDRAM synchronous dynamic random access memory
- FIGS. 1 and 3 are block diagrams illustrating prior art systems
- FIGS. 2 and 4 are timing diagrams corresponding to and used in understanding operation of the systems of FIGS. 1 and 3 respectively, and
- FIG. 5 is a block diagram illustrating an embodiment of the present invention.
- an input clock signal is applied to a tapped delay line formed of a series of delay elements 25 such as inverters.
- the outputs of predetermined ones of the delay elements are provided to the inputs of a selection apparatus such as a multiplexer 27 .
- the output of the multiplexer 29 provides a signal, referred to herein as a driving clock signal, which in this embodiment is applied to the enable terminal of the output buffer in a manner as described above with respect to the prior art systems.
- a delay comparator 31 has one input that receives the input clock signal, and another input that receives the driving clock signal.
- the comparator 31 outputs a control signal which has a value that depends on the differential between the input clock signal and the driving clock signal. That control signal is applied to the control inputs of multiplexer 27 , and determines which of the inputs to it are passed through it to output 29 and forms the driving clock signal.
- the value of the control signal is such that the delay between the input clock signal and the driving clock signal is minimized in the positive sense (i.e., the leading edge of the driving clock signal will always be at the same time or later than the leading edge of the input clock signal).
- the output buffer of the memory will be enabled either no or a minimum time following the input clock.
- the feedback signal (i.e., the driving clock signal) is delayed by a delay circuit 33 , referred to herein as a delay model, which use similar elements as the real circuit path taken by the input clock signal, including buffers, logic gates, interconnect conductors, etc.
- the result is a signal for comparison by the delay comparator 31 which is delayed by a value which tracks the real circuit's performance as operating conditions vary. It's use in a memory can allow the memory to operate at high speeds and maintains its capability as operating conditions such as temperature vary.
- the start-up modes on most synchronous memories should be sufficient for the output buffer to receive a properly adjusted clock signal. Due to the nature of the delay locked loop, there will be a minimum frequency below which the internal function of the clock will be uncertain. If such frequencies are contemplated, external control circuitry can be used to disable the delay locked loop, such as by using a registered bit which disables the delay locked loop. When the chip operates with the digital locked loop disabled, the start-up time and minimum frequency requirements will be ignored.
- any chip mode registers can be set and data can be written to memory before the delay locked loop as adapted. If the chip enters a power down mode while retaining supply voltage levels, the last tap position can be preserved so that normal operation can be quickly re-enabled.
- the delay locked loop can be disabled, and the delay chain settings can be maintained, as long as the power is applied, allowing the part to enter a low power mode.
- the system Upon exit from the standby state into an active state, the system will enter a faster lock since the delay chain settings are maintained.
- the delay locked loop can be disabled and the regular buffered version of the system clock can be used as in the prior art, enabling the output buffer with the prior art form of delayed clock signal, which can allow the system to be tested or operated using a low frequency clock.
- the driving clock signal can be used as the clock for the entire memory system, it can be used for only parts of the memory system and the input clock signal used for other, or can be used only to enable the output buffer with the input clock signal used for the remainder of the memory system.
- the present invention is not limited for use in conjunction with an SDRAM which was used as an example, but can be used in conjunction with other synchronous memories such as synchronous static random access memories, video random access memories, synchronous graphics random access memories, synchronous read only memories.
- other designs of the delay locked loop may be used than the one described herein.
Abstract
Description
Claims (20)
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/732,791 US8638638B2 (en) | 1994-10-06 | 2013-01-02 | Delay locked loop implementation in a synchronous dynamic random access memory |
US14/134,996 US20140104969A1 (en) | 1994-10-06 | 2013-12-19 | Delay Locked Loop Implementation In A Synchronous Dynamic Random Access Memory |
Applications Claiming Priority (11)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/319,042 US5796673A (en) | 1994-10-06 | 1994-10-06 | Delay locked loop implementation in a synchronous dynamic random access memory |
US08/996,095 US6067272A (en) | 1994-10-06 | 1997-12-22 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US09/392,088 US6205083B1 (en) | 1994-10-06 | 1999-09-08 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US09/761,274 US6314052B2 (en) | 1994-10-06 | 2001-01-16 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US09/977,088 US20020075747A1 (en) | 1994-10-06 | 2001-10-12 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US10/279,217 US6657918B2 (en) | 1994-10-06 | 2002-10-23 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US10/348,062 US6657919B2 (en) | 1994-10-06 | 2003-01-17 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US10/645,330 US6992950B2 (en) | 1994-10-06 | 2003-08-21 | Delay locked loop implementation in a synchronous dynamic random access memory |
US11/195,257 US7599246B2 (en) | 1994-10-06 | 2005-08-01 | Delay locked loop implementation in a synchronous dynamic random access memory |
US12/547,955 US8369182B2 (en) | 1994-10-06 | 2009-08-26 | Delay locked loop implementation in a synchronous dynamic random access memory |
US13/732,791 US8638638B2 (en) | 1994-10-06 | 2013-01-02 | Delay locked loop implementation in a synchronous dynamic random access memory |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US12/547,955 Continuation US8369182B2 (en) | 1994-10-06 | 2009-08-26 | Delay locked loop implementation in a synchronous dynamic random access memory |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/134,996 Continuation US20140104969A1 (en) | 1994-10-06 | 2013-12-19 | Delay Locked Loop Implementation In A Synchronous Dynamic Random Access Memory |
Publications (2)
Publication Number | Publication Date |
---|---|
US20130121096A1 US20130121096A1 (en) | 2013-05-16 |
US8638638B2 true US8638638B2 (en) | 2014-01-28 |
Family
ID=23240630
Family Applications (12)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/319,042 Expired - Lifetime US5796673A (en) | 1994-10-06 | 1994-10-06 | Delay locked loop implementation in a synchronous dynamic random access memory |
US08/996,095 Expired - Lifetime US6067272A (en) | 1994-10-06 | 1997-12-22 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US09/392,088 Expired - Lifetime US6205083B1 (en) | 1994-10-06 | 1999-09-08 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US09/761,274 Expired - Lifetime US6314052B2 (en) | 1994-10-06 | 2001-01-16 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US09/977,088 Abandoned US20020075747A1 (en) | 1994-10-06 | 2001-10-12 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US10/279,217 Expired - Fee Related US6657918B2 (en) | 1994-10-06 | 2002-10-23 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US10/348,062 Expired - Fee Related US6657919B2 (en) | 1994-10-06 | 2003-01-17 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US10/645,330 Expired - Fee Related US6992950B2 (en) | 1994-10-06 | 2003-08-21 | Delay locked loop implementation in a synchronous dynamic random access memory |
US11/195,257 Expired - Fee Related US7599246B2 (en) | 1994-10-06 | 2005-08-01 | Delay locked loop implementation in a synchronous dynamic random access memory |
US12/547,955 Expired - Fee Related US8369182B2 (en) | 1994-10-06 | 2009-08-26 | Delay locked loop implementation in a synchronous dynamic random access memory |
US13/732,791 Expired - Fee Related US8638638B2 (en) | 1994-10-06 | 2013-01-02 | Delay locked loop implementation in a synchronous dynamic random access memory |
US14/134,996 Abandoned US20140104969A1 (en) | 1994-10-06 | 2013-12-19 | Delay Locked Loop Implementation In A Synchronous Dynamic Random Access Memory |
Family Applications Before (10)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/319,042 Expired - Lifetime US5796673A (en) | 1994-10-06 | 1994-10-06 | Delay locked loop implementation in a synchronous dynamic random access memory |
US08/996,095 Expired - Lifetime US6067272A (en) | 1994-10-06 | 1997-12-22 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US09/392,088 Expired - Lifetime US6205083B1 (en) | 1994-10-06 | 1999-09-08 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US09/761,274 Expired - Lifetime US6314052B2 (en) | 1994-10-06 | 2001-01-16 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US09/977,088 Abandoned US20020075747A1 (en) | 1994-10-06 | 2001-10-12 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US10/279,217 Expired - Fee Related US6657918B2 (en) | 1994-10-06 | 2002-10-23 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US10/348,062 Expired - Fee Related US6657919B2 (en) | 1994-10-06 | 2003-01-17 | Delayed locked loop implementation in a synchronous dynamic random access memory |
US10/645,330 Expired - Fee Related US6992950B2 (en) | 1994-10-06 | 2003-08-21 | Delay locked loop implementation in a synchronous dynamic random access memory |
US11/195,257 Expired - Fee Related US7599246B2 (en) | 1994-10-06 | 2005-08-01 | Delay locked loop implementation in a synchronous dynamic random access memory |
US12/547,955 Expired - Fee Related US8369182B2 (en) | 1994-10-06 | 2009-08-26 | Delay locked loop implementation in a synchronous dynamic random access memory |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US14/134,996 Abandoned US20140104969A1 (en) | 1994-10-06 | 2013-12-19 | Delay Locked Loop Implementation In A Synchronous Dynamic Random Access Memory |
Country Status (1)
Country | Link |
---|---|
US (12) | US5796673A (en) |
Families Citing this family (126)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
GB9007791D0 (en) * | 1990-04-06 | 1990-06-06 | Foss Richard C | High voltage boosted wordline supply charge pump and regulator for dram |
USRE40552E1 (en) | 1990-04-06 | 2008-10-28 | Mosaid Technologies, Inc. | Dynamic random access memory using imperfect isolating transistors |
GB9007790D0 (en) * | 1990-04-06 | 1990-06-06 | Lines Valerie L | Dynamic memory wordline driver scheme |
US5796673A (en) | 1994-10-06 | 1998-08-18 | Mosaid Technologies Incorporated | Delay locked loop implementation in a synchronous dynamic random access memory |
US6209071B1 (en) | 1996-05-07 | 2001-03-27 | Rambus Inc. | Asynchronous request/synchronous data dynamic random access memory |
JPH10171774A (en) * | 1996-12-13 | 1998-06-26 | Fujitsu Ltd | Semiconductor integrated circuit |
JP3929116B2 (en) * | 1997-07-04 | 2007-06-13 | 富士通株式会社 | Memory subsystem |
JPH1186541A (en) * | 1997-09-02 | 1999-03-30 | Mitsubishi Electric Corp | Semiconductor storage device |
WO1999019874A1 (en) * | 1997-10-10 | 1999-04-22 | Rambus Incorporated | Power control system for synchronous memory device |
US6282253B1 (en) * | 1997-12-16 | 2001-08-28 | Texas Instruments Incorporated | Post-filtered recirculating delay-locked loop and method for producing a clock signal |
JP3789222B2 (en) * | 1998-01-16 | 2006-06-21 | 富士通株式会社 | DLL circuit and memory device incorporating the same |
US6154821A (en) * | 1998-03-10 | 2000-11-28 | Rambus Inc. | Method and apparatus for initializing dynamic random access memory (DRAM) devices by levelizing a read domain |
AU3021799A (en) | 1998-04-01 | 1999-10-18 | Mosaid Technologies Incorporated | Semiconductor memory asynchronous pipeline |
US6150863A (en) * | 1998-04-01 | 2000-11-21 | Xilinx, Inc. | User-controlled delay circuit for a programmable logic device |
US6127858A (en) * | 1998-04-30 | 2000-10-03 | Intel Corporation | Method and apparatus for varying a clock frequency on a phase by phase basis |
KR100305646B1 (en) * | 1998-05-29 | 2001-11-30 | 박종섭 | Clock correcting circuit |
US7564283B1 (en) | 1998-06-22 | 2009-07-21 | Xilinx, Inc. | Automatic tap delay calibration for precise digital phase shift |
US6289068B1 (en) | 1998-06-22 | 2001-09-11 | Xilinx, Inc. | Delay lock loop with clock phase shifter |
US6831493B2 (en) * | 1998-10-30 | 2004-12-14 | Mosaid Technologies Incorporated | Duty cycle regulator |
CA2250538A1 (en) | 1998-10-30 | 2000-04-30 | Mosaid Technologies Incorporated | Duty cycle regulator |
KR100310460B1 (en) * | 1998-12-30 | 2001-11-15 | 박종섭 | Apparatus and method for reducing initial lock time of delay locked loop |
US6400706B1 (en) * | 1999-04-02 | 2002-06-04 | Qualcomm Incorporated | System and method for re-synchronizing a phase-independent first-in first-out memory |
CA2270516C (en) | 1999-04-30 | 2009-11-17 | Mosaid Technologies Incorporated | Frequency-doubling delay locked loop |
US6928128B1 (en) | 1999-05-03 | 2005-08-09 | Rambus Inc. | Clock alignment circuit having a self regulating voltage supply |
DE19934501C1 (en) | 1999-07-22 | 2000-11-09 | Siemens Ag | Synchronous integrated memory e.g. dynamic random-access memory |
US6584576B1 (en) * | 1999-11-12 | 2003-06-24 | Kingston Technology Corporation | Memory system using complementary delay elements to reduce rambus module timing skew |
US6765976B1 (en) | 2000-03-29 | 2004-07-20 | G-Link Technology | Delay-locked loop for differential clock signals |
JP3895520B2 (en) * | 2000-05-29 | 2007-03-22 | 富士通株式会社 | Clock modulator |
US6448756B1 (en) * | 2000-08-30 | 2002-09-10 | Micron Technology, Inc. | Delay line tap setting override for delay locked loop (DLL) testability |
US6437713B1 (en) * | 2000-10-06 | 2002-08-20 | Xilinx, Inc. | Programmable logic device having amplitude and phase modulation communication |
US7017070B1 (en) * | 2000-10-13 | 2006-03-21 | Ati International Srl | Apparatus for synchronization of double data rate signaling |
US7061941B1 (en) * | 2000-11-28 | 2006-06-13 | Winbond Electronics Corporation America | Data input and output circuits for multi-data rate operation |
JP4592179B2 (en) | 2000-12-19 | 2010-12-01 | ルネサスエレクトロニクス株式会社 | DELAY-LOCKED LOOP, SEMICONDUCTOR DEVICE INCLUDING THE DELAY-LOCKED LOOP, AND CONTROL METHOD FOR SYSTEM RUNNING BY CLOCK SYNCHRONIZATION |
US6839860B2 (en) * | 2001-04-19 | 2005-01-04 | Mircon Technology, Inc. | Capture clock generator using master and slave delay locked loops |
US6617894B2 (en) | 2001-05-14 | 2003-09-09 | Samsung Electronics Co., Ltd. | Circuits and methods for generating internal clock signal of intermediate phase relative to external clock |
KR100399941B1 (en) | 2001-06-30 | 2003-09-29 | 주식회사 하이닉스반도체 | Register controlled delay locked loop in ddr sdram |
DE10134230A1 (en) * | 2001-07-13 | 2003-01-30 | Infineon Technologies Ag | Integrated semiconductor memory component with active ON/OFF signal separating circuit |
DE10136852C2 (en) * | 2001-07-27 | 2003-09-25 | Infineon Technologies Ag | Method and circuit arrangement for generating a data strobe signal for very fast semiconductor memory systems |
US6556489B2 (en) * | 2001-08-06 | 2003-04-29 | Micron Technology, Inc. | Method and apparatus for determining digital delay line entry point |
KR100422585B1 (en) * | 2001-08-08 | 2004-03-12 | 주식회사 하이닉스반도체 | Ring - register controlled DLL and its method |
US6504438B1 (en) | 2001-09-17 | 2003-01-07 | Rambus, Inc. | Dual loop phase lock loops using dual voltage supply regulators |
US6621314B2 (en) * | 2001-09-25 | 2003-09-16 | Intel Corporation | Delay locked loop |
US6678205B2 (en) | 2001-12-26 | 2004-01-13 | Micron Technology, Inc. | Multi-mode synchronous memory device and method of operating and testing same |
US6944040B1 (en) | 2001-12-28 | 2005-09-13 | Netlogic Microsystems, Inc. | Programmable delay circuit within a content addressable memory |
US6650575B1 (en) | 2001-12-28 | 2003-11-18 | Netlogic Microsystems, Inc. | Programmable delay circuit within a content addressable memory |
JP4231230B2 (en) * | 2002-02-05 | 2009-02-25 | セイコーエプソン株式会社 | Pulse waveform shaping apparatus, laser printer, pulse waveform shaping method and laser printer serial video data generation method |
DE10208715B4 (en) * | 2002-02-28 | 2004-05-06 | Infineon Technologies Ag | Latency timer for an S-DRAM |
KR20040008594A (en) * | 2002-07-19 | 2004-01-31 | 주식회사 하이닉스반도체 | Delay locked loop |
US7110446B1 (en) * | 2002-07-26 | 2006-09-19 | Xilinx, Inc. | Method and apparatus for reducing effect of jitter |
US7149874B2 (en) * | 2002-08-16 | 2006-12-12 | Micron Technology, Inc. | Memory hub bypass circuit and method |
US8934597B2 (en) * | 2003-03-12 | 2015-01-13 | Infineon Technologies Ag | Multiple delay locked loop integration system and method |
US7512188B1 (en) * | 2003-04-10 | 2009-03-31 | Xilinx, Inc. | Phase shift keying signaling for integrated circuits |
US7477716B2 (en) * | 2003-06-25 | 2009-01-13 | Mosaid Technologies, Inc. | Start up circuit for delay locked loop |
KR100543925B1 (en) * | 2003-06-27 | 2006-01-23 | 주식회사 하이닉스반도체 | Delay Locked Loop and its method for delaying locked a clock |
DE10330593B4 (en) * | 2003-07-07 | 2010-11-04 | Qimonda Ag | Integrated clock supply module for a memory module, memory module, which includes the integrated clock supply module, as well as methods for operating the memory module under test conditions |
DE602004009137T2 (en) * | 2003-07-31 | 2008-06-19 | Stmicroelectronics Pvt. Ltd. | Digital clock modulator |
US6946870B1 (en) * | 2003-10-21 | 2005-09-20 | Xilinx, Inc. | Control of simultaneous switch noise from multiple outputs |
KR100900864B1 (en) | 2003-12-11 | 2009-06-04 | 모사이드 테크놀로지스, 인코포레이티드 | High output impedance charge pump for PLL/DLL |
JP2005184196A (en) | 2003-12-17 | 2005-07-07 | Seiko Epson Corp | Delay adjustment circuit, integrated circuit device, and delay adjustment method |
DE102004009958B3 (en) * | 2004-03-01 | 2005-09-22 | Infineon Technologies Ag | Circuit arrangement for latency control |
US7046052B1 (en) | 2004-04-30 | 2006-05-16 | Xilinx, Inc. | Phase matched clock divider |
US7038519B1 (en) | 2004-04-30 | 2006-05-02 | Xilinx, Inc. | Digital clock manager having cascade voltage switch logic clock paths |
US7157951B1 (en) | 2004-04-30 | 2007-01-02 | Xilinx, Inc. | Digital clock manager capacitive trim unit |
US7078950B2 (en) * | 2004-07-20 | 2006-07-18 | Micron Technology, Inc. | Delay-locked loop with feedback compensation |
KR100636929B1 (en) * | 2004-11-15 | 2006-10-19 | 주식회사 하이닉스반도체 | Data output circuit for memory device |
KR100638747B1 (en) * | 2004-12-28 | 2006-10-30 | 주식회사 하이닉스반도체 | Clock generation apparatus in semiconductor memory device and its method |
US7190201B2 (en) | 2005-02-03 | 2007-03-13 | Mosaid Technologies, Inc. | Method and apparatus for initializing a delay locked loop |
DE102005008151B4 (en) * | 2005-02-23 | 2008-02-28 | Infineon Technologies Ag | DLL circuit for providing an adjustable phase relationship to a periodic input signal |
US8134412B2 (en) * | 2005-03-31 | 2012-03-13 | Urenschi Assets Limited Liability Company | Synchronization of a data output signal to an input clock |
US8244971B2 (en) | 2006-07-31 | 2012-08-14 | Google Inc. | Memory circuit system and method |
US8130560B1 (en) | 2006-11-13 | 2012-03-06 | Google Inc. | Multi-rank partial width memory modules |
US8041881B2 (en) * | 2006-07-31 | 2011-10-18 | Google Inc. | Memory device with emulated characteristics |
US7609567B2 (en) * | 2005-06-24 | 2009-10-27 | Metaram, Inc. | System and method for simulating an aspect of a memory circuit |
US8335894B1 (en) | 2008-07-25 | 2012-12-18 | Google Inc. | Configurable memory system with interface circuit |
US8327104B2 (en) | 2006-07-31 | 2012-12-04 | Google Inc. | Adjusting the timing of signals associated with a memory system |
US8055833B2 (en) | 2006-10-05 | 2011-11-08 | Google Inc. | System and method for increasing capacity, performance, and flexibility of flash storage |
US8796830B1 (en) | 2006-09-01 | 2014-08-05 | Google Inc. | Stackable low-profile lead frame package |
US8077535B2 (en) | 2006-07-31 | 2011-12-13 | Google Inc. | Memory refresh apparatus and method |
US8386722B1 (en) | 2008-06-23 | 2013-02-26 | Google Inc. | Stacked DIMM memory interface |
US20080082763A1 (en) | 2006-10-02 | 2008-04-03 | Metaram, Inc. | Apparatus and method for power management of memory circuits by a system or component thereof |
US7392338B2 (en) | 2006-07-31 | 2008-06-24 | Metaram, Inc. | Interface circuit system and method for autonomously performing power management operations in conjunction with a plurality of memory circuits |
US8081474B1 (en) | 2007-12-18 | 2011-12-20 | Google Inc. | Embossed heat spreader |
US8397013B1 (en) | 2006-10-05 | 2013-03-12 | Google Inc. | Hybrid memory module |
US8089795B2 (en) | 2006-02-09 | 2012-01-03 | Google Inc. | Memory module with memory stack and interface with enhanced capabilities |
US8090897B2 (en) | 2006-07-31 | 2012-01-03 | Google Inc. | System and method for simulating an aspect of a memory circuit |
US7590796B2 (en) * | 2006-07-31 | 2009-09-15 | Metaram, Inc. | System and method for power management in memory systems |
US9507739B2 (en) | 2005-06-24 | 2016-11-29 | Google Inc. | Configurable memory circuit system and method |
US8060774B2 (en) | 2005-06-24 | 2011-11-15 | Google Inc. | Memory systems and memory modules |
US9542352B2 (en) * | 2006-02-09 | 2017-01-10 | Google Inc. | System and method for reducing command scheduling constraints of memory circuits |
GB2441726B (en) * | 2005-06-24 | 2010-08-11 | Metaram Inc | An integrated memory core and memory interface circuit |
US20080126690A1 (en) * | 2006-02-09 | 2008-05-29 | Rajan Suresh N | Memory module with memory stack |
US8438328B2 (en) | 2008-02-21 | 2013-05-07 | Google Inc. | Emulation of abstracted DIMMs using abstracted DRAMs |
US7386656B2 (en) | 2006-07-31 | 2008-06-10 | Metaram, Inc. | Interface circuit system and method for performing power management operations in conjunction with only a portion of a memory circuit |
US8359187B2 (en) | 2005-06-24 | 2013-01-22 | Google Inc. | Simulating a different number of memory circuit devices |
US10013371B2 (en) | 2005-06-24 | 2018-07-03 | Google Llc | Configurable memory circuit system and method |
US9171585B2 (en) | 2005-06-24 | 2015-10-27 | Google Inc. | Configurable memory circuit system and method |
US20080028136A1 (en) | 2006-07-31 | 2008-01-31 | Schakel Keith R | Method and apparatus for refresh management of memory modules |
US8111566B1 (en) | 2007-11-16 | 2012-02-07 | Google, Inc. | Optimal channel design for memory devices for providing a high-speed memory interface |
DE112006004263B4 (en) * | 2005-09-02 | 2015-05-13 | Google, Inc. | memory chip |
US9632929B2 (en) | 2006-02-09 | 2017-04-25 | Google Inc. | Translating an address associated with a command communicated between a system and memory circuits |
US7724589B2 (en) | 2006-07-31 | 2010-05-25 | Google Inc. | System and method for delaying a signal communicated from a system to at least one of a plurality of memory circuits |
US20080028137A1 (en) * | 2006-07-31 | 2008-01-31 | Schakel Keith R | Method and Apparatus For Refresh Management of Memory Modules |
US20080025136A1 (en) * | 2006-07-31 | 2008-01-31 | Metaram, Inc. | System and method for storing at least a portion of information received in association with a first operation for use in performing a second operation |
DE102006044854A1 (en) * | 2006-09-22 | 2008-03-27 | Qimonda Ag | delay circuit |
JP4324202B2 (en) * | 2007-01-25 | 2009-09-02 | シャープ株式会社 | A / D converter |
CN101617371B (en) | 2007-02-16 | 2014-03-26 | 莫塞德技术公司 | Non-volatile semiconductor memory having multiple external power supplies |
US20080253214A1 (en) * | 2007-04-05 | 2008-10-16 | Xware Technology, Inc. | Method and apparatus for incorporating DDR SDRAM into portable devices |
US7602224B2 (en) * | 2007-05-16 | 2009-10-13 | Hynix Semiconductor, Inc. | Semiconductor device having delay locked loop and method for driving the same |
US8209479B2 (en) | 2007-07-18 | 2012-06-26 | Google Inc. | Memory circuit system and method |
US8080874B1 (en) | 2007-09-14 | 2011-12-20 | Google Inc. | Providing additional space between an integrated circuit and a circuit board for positioning a component therebetween |
US8316069B2 (en) * | 2007-10-12 | 2012-11-20 | Sanyo Semiconductor Co., Ltd. | Semiconductor integrated circuit with a random number generation circuit wherein the rise and all times are variably controlled |
US8898368B2 (en) * | 2007-11-07 | 2014-11-25 | Inphi Corporation | Redriven/retimed registered dual inline memory module |
US8291248B2 (en) | 2007-12-21 | 2012-10-16 | Mosaid Technologies Incorporated | Non-volatile semiconductor memory device with power saving feature |
US8145925B2 (en) * | 2007-12-21 | 2012-03-27 | Mosaid Technologies Incorporated | Non-volatile semiconductor memory device with power saving feature |
KR101156031B1 (en) * | 2008-12-26 | 2012-06-18 | 에스케이하이닉스 주식회사 | Delay circuit and variable delay circuit |
US8770890B2 (en) * | 2009-03-05 | 2014-07-08 | Stormtrap Llc | Module and assembly for managing the flow of water |
EP2441007A1 (en) | 2009-06-09 | 2012-04-18 | Google, Inc. | Programming of dimm termination resistance values |
KR101796116B1 (en) | 2010-10-20 | 2017-11-10 | 삼성전자 주식회사 | Semiconductor device, memory module and memory system having the same and operating method thereof |
KR20120044061A (en) * | 2010-10-27 | 2012-05-07 | 에스케이하이닉스 주식회사 | Delay locked loop and integrated circuit including the same |
JP2013004126A (en) | 2011-06-14 | 2013-01-07 | Alphana Technology Co Ltd | Method for manufacturing disk drive and disk drive manufactured by the manufacturing method |
WO2013095551A1 (en) * | 2011-12-22 | 2013-06-27 | Intel Corporation | Mechanisms for clock gating |
KR101245088B1 (en) * | 2012-08-13 | 2013-03-18 | 서영호 | Power generator using electrical furnace |
US9197398B2 (en) * | 2013-04-18 | 2015-11-24 | Oracle International Corporation | Distributed phase-correction circuit |
US9590602B2 (en) * | 2014-06-13 | 2017-03-07 | Stmicroelectronics International N.V. | System and method for a pulse generator |
CN109428661B (en) * | 2017-08-21 | 2021-04-06 | 中兴通讯股份有限公司 | FPGA-based master and slave clock phase alignment device and method |
US10622044B2 (en) * | 2017-09-22 | 2020-04-14 | Qualcomm Incorporated | Memory hold margin characterization and correction circuit |
Citations (149)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US2255232A (en) | 1940-08-01 | 1941-09-09 | Recordgraph Corp | Support for sound record films |
US3413615A (en) | 1965-09-16 | 1968-11-26 | Ibm | Delay line buffer storage circuit |
US3676711A (en) | 1969-11-17 | 1972-07-11 | Rca Corp | Delay line using integrated mos circuitry |
US4005450A (en) | 1970-05-13 | 1977-01-25 | Hitachi, Ltd. | Insulated gate field effect transistor having drain region containing low impurity concentration layer |
US4016511A (en) | 1975-12-19 | 1977-04-05 | The United States Of America As Represented By The Secretary Of The Air Force | Programmable variable length high speed digital delay line |
US4072545A (en) | 1974-12-03 | 1978-02-07 | International Business Machines Corp. | Raised source and drain igfet device fabrication |
US4330852A (en) | 1979-11-23 | 1982-05-18 | Texas Instruments Incorporated | Semiconductor read/write memory array having serial access |
US4338569A (en) | 1980-03-11 | 1982-07-06 | Control Data Corporation | Delay lock loop |
US4463440A (en) | 1980-04-15 | 1984-07-31 | Sharp Kabushiki Kaisha | System clock generator in integrated circuit |
US4496861A (en) | 1982-12-06 | 1985-01-29 | Intel Corporation | Integrated circuit synchronous delay line |
US4506164A (en) | 1981-11-26 | 1985-03-19 | Fujitsu Limited | CMIS Level shift circuit |
US4511811A (en) | 1982-02-08 | 1985-04-16 | Seeq Technology, Inc. | Charge pump for providing programming voltage to the word lines in a semiconductor memory array |
US4527258A (en) | 1982-09-30 | 1985-07-02 | Mostek Corporation | E2 PROM having bulk storage |
US4549283A (en) | 1983-09-06 | 1985-10-22 | Rockwell International Corporation | Digital time delay circuit with high speed and large delay capacity |
US4604582A (en) | 1985-01-04 | 1986-08-05 | Lockheed Electronics Company, Inc. | Digital phase correlator |
US4623805A (en) | 1984-08-29 | 1986-11-18 | Burroughs Corporation | Automatic signal delay adjustment apparatus |
US4636930A (en) | 1985-10-01 | 1987-01-13 | Maxim Integrated Products, Inc. | Integrated dual charge pump power supply and RS-232 transmitter/receiver |
US4637018A (en) | 1984-08-29 | 1987-01-13 | Burroughs Corporation | Automatic signal delay adjustment method |
US4638182A (en) | 1984-07-11 | 1987-01-20 | Texas Instruments Incorporated | High-level CMOS driver circuit |
US4673829A (en) | 1982-02-08 | 1987-06-16 | Seeq Technology, Inc. | Charge pump for providing programming voltage to the word lines in a semiconductor memory array |
US4754164A (en) | 1984-06-30 | 1988-06-28 | Unisys Corp. | Method for providing automatic clock de-skewing on a circuit board |
US4755704A (en) | 1987-06-30 | 1988-07-05 | Unisys Corporation | Automatic clock de-skewing apparatus |
US4757469A (en) | 1985-02-25 | 1988-07-12 | U.S. Philips Corporation | Method of addressing a random access memory as a delay line, and signal processing device including such a delay line |
US4782247A (en) | 1984-08-08 | 1988-11-01 | Fujitsu Limited | Decoder circuit having a variable power supply |
US4789996A (en) | 1988-01-28 | 1988-12-06 | Siemens Transmission Systems, Inc. | Center frequency high resolution digital phase-lock loop circuit |
US4795985A (en) | 1986-04-01 | 1989-01-03 | Hewlett-Packard Company | Digital phase lock loop |
US4813005A (en) | 1987-06-24 | 1989-03-14 | Hewlett-Packard Company | Device for synchronizing the output pulses of a circuit with an input clock |
US4845437A (en) | 1985-07-09 | 1989-07-04 | Minolta Camera Kabushiki Kaisha | Synchronous clock frequency conversion circuit |
US4926070A (en) | 1988-02-22 | 1990-05-15 | Kabushiki Kaisha Toshiba | Voltage level converting circuit |
US4931992A (en) | 1986-01-17 | 1990-06-05 | Kabushiki Kaisha Toshiba | Semiconductor memory having barrier transistors connected between sense and restore circuits |
US4948745A (en) | 1989-05-22 | 1990-08-14 | Motorola, Inc. | Process for elevated source/drain field effect structure |
US4958091A (en) | 1988-06-06 | 1990-09-18 | Micron Technology, Inc. | CMOS voltage converter |
US4984202A (en) | 1989-03-20 | 1991-01-08 | Hitachi, Ltd. | Low voltage-operated semiconductor integrated circuit |
US4994688A (en) | 1988-05-25 | 1991-02-19 | Hitachi Ltd. | Semiconductor device having a reference voltage generating circuit |
US5004702A (en) | 1987-10-19 | 1991-04-02 | Kabushiki Kaisha Toshiba | Preparation method of selective growth silicon layer doped with impurities |
US5029136A (en) | 1987-11-25 | 1991-07-02 | Texas Instruments Incorporated | High-speed DRAM sense amp with high noise immunity |
US5036528A (en) | 1990-01-29 | 1991-07-30 | Tandem Computers Incorporated | Self-calibrating clock synchronization system |
US5057899A (en) | 1989-08-29 | 1991-10-15 | Kabushiki Kaisha Toshiba | Semiconductor device with improved wiring contact portion |
US5087829A (en) | 1988-12-07 | 1992-02-11 | Hitachi, Ltd. | High speed clock distribution system |
US5093807A (en) | 1987-12-23 | 1992-03-03 | Texas Instruments Incorporated | Video frame storage system |
US5101117A (en) | 1988-02-17 | 1992-03-31 | Mips Computer Systems | Variable delay line phase-locked loop circuit synchronization system |
US5101107A (en) | 1989-05-31 | 1992-03-31 | Oce Nederland B.V. | Corona charging device |
US5109394A (en) | 1990-12-24 | 1992-04-28 | Ncr Corporation | All digital phase locked loop |
US5111063A (en) | 1989-02-03 | 1992-05-05 | Nec Corporation | Integrated clock driver circuit |
US5118975A (en) | 1990-03-05 | 1992-06-02 | Thinking Machines Corporation | Digital clock buffer circuit providing controllable delay |
US5148399A (en) | 1988-06-28 | 1992-09-15 | Oki Electric Industry Co., Ltd. | Sense amplifier circuitry selectively separable from bit lines for dynamic random access memory |
US5173617A (en) | 1988-06-27 | 1992-12-22 | Motorola, Inc. | Digital phase lock clock generator without local oscillator |
US5206889A (en) | 1992-01-17 | 1993-04-27 | Hewlett-Packard Company | Timing interpolator |
US5220206A (en) | 1990-06-29 | 1993-06-15 | Analog Devices, Inc. | Control apparatus with improved recovery from power reduction, and storage device therefor |
US5223755A (en) | 1990-12-26 | 1993-06-29 | Xerox Corporation | Extended frequency range variable delay locked loop for clock synchronization |
US5243703A (en) | 1990-04-18 | 1993-09-07 | Rambus, Inc. | Apparatus for synchronously generating clock signals in a data processing system |
US5245231A (en) | 1991-12-30 | 1993-09-14 | Dell Usa, L.P. | Integrated delay line |
US5247469A (en) | 1991-05-23 | 1993-09-21 | Proxim, Inc. | Digital frequency synthesizer and method with vernier interpolation |
US5252867A (en) | 1992-02-14 | 1993-10-12 | Vlsi Technology, Inc. | Self-compensating digital delay semiconductor device with selectable output delays and method therefor |
US5272729A (en) | 1991-09-20 | 1993-12-21 | International Business Machines Corporation | Clock signal latency elimination network |
US5272390A (en) | 1991-09-23 | 1993-12-21 | Digital Equipment Corporation | Method and apparatus for clock skew reduction through absolute delay regulation |
US5285421A (en) | 1990-07-25 | 1994-02-08 | Advanced Micro Devices | Scheme for eliminating page boundary limitation on initial access of a serial contiguous access memory |
US5287319A (en) | 1990-05-23 | 1994-02-15 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor memory device |
US5287327A (en) | 1990-11-20 | 1994-02-15 | Oki Electric Industry Co., Ltd. | Synchronous dynamic random access memory |
US5291058A (en) | 1989-04-19 | 1994-03-01 | Kabushiki Kaisha Toshiba | Semiconductor device silicon via fill formed in multiple dielectric layers |
US5295164A (en) | 1991-12-23 | 1994-03-15 | Apple Computer, Inc. | Apparatus for providing a system clock locked to an external clock over a wide range of frequencies |
US5311483A (en) | 1990-11-20 | 1994-05-10 | Oki Electric Industry Co., Ltd. | Synchronous type semiconductor memory |
US5317202A (en) | 1992-05-28 | 1994-05-31 | Intel Corporation | Delay line loop for 1X on-chip clock generation with zero skew and 50% duty cycle |
US5319755A (en) | 1990-04-18 | 1994-06-07 | Rambus, Inc. | Integrated circuit I/O using high performance bus interface |
US5337285A (en) | 1993-05-21 | 1994-08-09 | Rambus, Inc. | Method and apparatus for power control in devices |
US5371764A (en) | 1992-06-26 | 1994-12-06 | International Business Machines Corporation | Method and apparatus for providing an uninterrupted clock signal in a data processing system |
US5373255A (en) | 1993-07-28 | 1994-12-13 | Motorola, Inc. | Low-power, jitter-compensated phase locked loop and method therefor |
US5384737A (en) | 1994-03-08 | 1995-01-24 | Motorola Inc. | Pipelined memory having synchronous and asynchronous operating modes |
US5384745A (en) | 1992-04-27 | 1995-01-24 | Mitsubishi Denki Kabushiki Kaisha | Synchronous semiconductor memory device |
US5384735A (en) | 1992-10-02 | 1995-01-24 | Samsung Electronics Co., Ltd. | Data output buffer of a semiconductor memory device |
US5400370A (en) | 1993-02-24 | 1995-03-21 | Advanced Micro Devices Inc. | All digital high speed algorithmic data recovery method and apparatus using locally generated compensated broad band time rulers and data edge position averaging |
US5406518A (en) | 1994-02-08 | 1995-04-11 | Industrial Technology Research Institute | Variable length delay circuit utilizing an integrated memory device with multiple-input and multiple-output configuration |
US5412697A (en) | 1993-01-14 | 1995-05-02 | Apple Computer, Inc. | Delay line separator for data bus |
US5412615A (en) | 1992-12-28 | 1995-05-02 | Fujitsu Limited | Semiconductor integrated circuit device |
US5414381A (en) | 1990-01-16 | 1995-05-09 | Cray Research, Inc. | Method of adjusting for clock skew |
US5432823A (en) | 1992-03-06 | 1995-07-11 | Rambus, Inc. | Method and circuitry for minimizing clock-data skew in a bus system |
US5440514A (en) | 1994-03-08 | 1995-08-08 | Motorola Inc. | Write control for a memory using a delay locked loop |
US5440515A (en) | 1994-03-08 | 1995-08-08 | Motorola Inc. | Delay locked loop for detecting the phase difference of two signals having different frequencies |
US5444203A (en) | 1991-11-01 | 1995-08-22 | Asea Brown Boveri Ab | Safety switch for an industrial machine |
US5459684A (en) | 1993-02-19 | 1995-10-17 | Hitachi, Ltd. | Dynamic RAM, dynamic RAM plate voltage setting method, and information processing system |
US5463337A (en) | 1993-11-30 | 1995-10-31 | At&T Corp. | Delay locked loop based clock synthesizer using a dynamically adjustable number of delay elements therein |
US5475240A (en) | 1991-03-15 | 1995-12-12 | Mitsubishi Denki Kabushiki Kaisha | Contact structure of an interconnection layer for a semiconductor device and a multilayer interconnection SRAM |
US5479128A (en) | 1994-03-16 | 1995-12-26 | Industrial Technology Research Institute | Single ram multiple-delay variable delay circuit |
US5479647A (en) | 1993-11-12 | 1995-12-26 | Intel Corporation | Clock generation and distribution system for a memory controller with a CPU interface for synchronizing the CPU interface with a microprocessor external to the memory controller |
US5497115A (en) | 1994-04-29 | 1996-03-05 | Mosaid Technologies Incorporated | Flip-flop circuit having low standby power for driving synchronous dynamic random access memory |
US5537068A (en) | 1994-09-06 | 1996-07-16 | Intel Corporation | Differential delay line clock generator |
US5539344A (en) | 1993-04-13 | 1996-07-23 | Mitsubishi Denki Kabushiki Kaisha | Phase-locked circuit and interated circuit device |
US5544203A (en) | 1993-02-17 | 1996-08-06 | Texas Instruments Incorporated | Fine resolution digital delay line with coarse and fine adjustment stages |
US5552726A (en) | 1993-05-05 | 1996-09-03 | Texas Instruments Incorporated | High resolution digital phase locked loop with automatic recovery logic |
US5553276A (en) | 1993-06-30 | 1996-09-03 | International Business Machines Corporation | Self-time processor with dynamic clock generator having plurality of tracking elements for outputting sequencing signals to functional units |
US5554950A (en) | 1992-02-04 | 1996-09-10 | Brooktree Corporation | Delay line providing an adjustable delay in response to binary input signals |
US5570054A (en) | 1994-09-26 | 1996-10-29 | Hitachi Micro Systems, Inc. | Method and apparatus for adaptive clock deskewing |
US5602771A (en) | 1988-11-01 | 1997-02-11 | Hitachi, Ltd. | Semiconductor memory device and defect remedying method thereof |
US5604775A (en) | 1994-09-29 | 1997-02-18 | Nec Corporation | Digital phase locked loop having coarse and fine stepsize variable delay lines |
US5614855A (en) | 1994-02-15 | 1997-03-25 | Rambus, Inc. | Delay-locked loop |
US5631866A (en) | 1994-05-31 | 1997-05-20 | Fujitsu Limited | Semiconductor memory device |
US5648931A (en) | 1994-06-27 | 1997-07-15 | Nec Corporation | High speed synchronous logic data latch apparatus |
US5655113A (en) | 1994-07-05 | 1997-08-05 | Monolithic System Technology, Inc. | Resynchronization circuit for a memory system and method of operating same |
US5703475A (en) | 1995-06-24 | 1997-12-30 | Samsung Electronics Co., Ltd. | Reference voltage generator with fast start-up and low stand-by power |
US5708622A (en) | 1993-09-13 | 1998-01-13 | Mitsubishi Denki Kabushiki Kaisha | Clock synchronous semiconductor memory device |
US5714904A (en) | 1994-06-06 | 1998-02-03 | Sun Microsystems, Inc. | High speed serial link for fully duplexed data communication |
US5729766A (en) | 1994-06-30 | 1998-03-17 | Softchip Israel Ltd. | System for memory unit receiving pseudo-random delay signal operative to access memory after delay and additional delay signal extending from termination of memory access |
US5734292A (en) | 1994-08-30 | 1998-03-31 | Kabushiki Kaisha Toshiba | Intermediate potential generation circuit |
US5777501A (en) | 1996-04-29 | 1998-07-07 | Mosaid Technologies Incorporated | Digital delay line for a reduced jitter digital delay lock loop |
US5777942A (en) | 1992-11-06 | 1998-07-07 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device including dynamic type memory and static type memory formed on the common chip and an operating method thereof |
US5790612A (en) | 1996-02-29 | 1998-08-04 | Silicon Graphics, Inc. | System and method to reduce jitter in digital delay-locked loops |
US5796673A (en) | 1994-10-06 | 1998-08-18 | Mosaid Technologies Incorporated | Delay locked loop implementation in a synchronous dynamic random access memory |
US5798979A (en) | 1992-03-19 | 1998-08-25 | Kabushiki Kaisha Toshiba | Clock-synchronous semiconductor memory device and access method thereof |
US5802005A (en) | 1996-09-23 | 1998-09-01 | Texas Instruments Incorporated | Four bit pre-fetch sDRAM column select architecture |
US5812832A (en) | 1993-01-29 | 1998-09-22 | Advanced Micro Devices, Inc. | Digital clock waveform generator and method for generating a clock signal |
US5828250A (en) | 1994-09-06 | 1998-10-27 | Intel Corporation | Differential delay line clock generator with feedback phase control |
US5835956A (en) | 1899-10-02 | 1998-11-10 | Samsung Electronics Co., Ltd. | Synchronous dram having a plurality of latency modes |
US5867432A (en) | 1996-04-23 | 1999-02-02 | Kabushiki Kaisha Toshiba | Clock control circuit |
US5880624A (en) | 1994-07-08 | 1999-03-09 | Kabushiki Kaisha Toshiba | Constant potential generating circuit and semiconductor device using same |
EP0942430A1 (en) | 1998-03-09 | 1999-09-15 | MoSys, Inc. | Method and apparatus for 1-T SRAM compatible memory |
US5991226A (en) | 1997-11-28 | 1999-11-23 | Mosaid Technologies Incorporated | Address counter cell |
US6087868A (en) | 1997-04-30 | 2000-07-11 | Mosaid Technologies Incorporated | Digital delay locked loop |
US6125157A (en) | 1997-02-06 | 2000-09-26 | Rambus, Inc. | Delay-locked loop circuitry for clock delay adjustment |
US6150855A (en) | 1990-02-06 | 2000-11-21 | Bull, S.A. | Phase-locked loop and resulting frequency multiplier |
US6151271A (en) | 1998-01-23 | 2000-11-21 | Samsung Electronics Co., Ltd. | Integrated circuit memory devices having data selection circuits therein which are compatible with single and dual rate mode operation and methods of operating same |
US6185149B1 (en) | 1998-06-30 | 2001-02-06 | Fujitsu Limited | Semiconductor integrated circuit memory |
US6240043B1 (en) | 1999-12-08 | 2001-05-29 | International Business Machines Corporation | SDRAM with a maskable input |
US6240047B1 (en) | 1998-07-06 | 2001-05-29 | Texas Instruments Incorporated | Synchronous dynamic random access memory with four-bit data prefetch |
US6256248B1 (en) | 1998-10-27 | 2001-07-03 | Monolithic System Technology, Inc. | Method and apparatus for increasing the time available for internal refresh for 1-T SRAM compatible devices |
US6279116B1 (en) | 1992-10-02 | 2001-08-21 | Samsung Electronics Co., Ltd. | Synchronous dynamic random access memory devices that utilize clock masking signals to control internal clock signal generation |
US6282606B1 (en) | 1999-04-02 | 2001-08-28 | Silicon Aquarius, Inc. | Dynamic random access memories with hidden refresh and utilizing one-transistor, one-capacitor cells, systems and methods |
US20010021137A1 (en) | 2000-03-13 | 2001-09-13 | Yasukazu Kai | Dynamic random access memory |
US6310821B1 (en) | 1998-07-10 | 2001-10-30 | Kabushiki Kaisha Toshiba | Clock-synchronous semiconductor memory device and access method thereof |
US6327318B1 (en) | 1998-06-30 | 2001-12-04 | Mosaid Technologies Incorporated | Process, voltage, temperature independent switched delay compensation scheme |
TW476960B (en) | 1998-10-01 | 2002-02-21 | Monolithic System Tech Inc | Read/write buffers for complete hiding of the refresh of a semiconductor memory and method of operating same |
US20020067648A1 (en) | 2000-12-04 | 2002-06-06 | Lee Sun Hyoung | Asynchronous SRAM compatible memory device using DRAM cell and method for driving the same |
US20020122347A1 (en) | 2001-01-15 | 2002-09-05 | Stmicroelectronics S.R.L. | Synchronous-reading nonvolatile memory |
US6496437B2 (en) | 1999-01-20 | 2002-12-17 | Monolithic Systems Technology, Inc. | Method and apparatus for forcing idle cycles to enable refresh operations in a semiconductor memory |
US6535965B1 (en) | 1999-07-23 | 2003-03-18 | Fujitsu Limited | Semiconductor memory device with fast masking process in burst write mode |
US6625067B2 (en) | 2000-12-30 | 2003-09-23 | Hynix Semiconductor Inc. | Semiconductor memory device for variably controlling drivability |
US6646941B1 (en) | 1999-04-30 | 2003-11-11 | Madrone Solutions, Inc. | Apparatus for operating an integrated circuit having a sleep mode |
US6708255B2 (en) | 2000-12-30 | 2004-03-16 | Hynix Semiconductor Inc. | Variable input/output control device in synchronous semiconductor device |
US6721223B2 (en) | 2001-06-15 | 2004-04-13 | Renesas Technology Corp. | Semiconductor memory device |
US20040076055A1 (en) | 2002-08-29 | 2004-04-22 | Harrison Ronnie M. | Delay lock loop circuit useful in a synchronous system and associated methods |
US20040093461A1 (en) | 2002-11-07 | 2004-05-13 | Kim Tae Yun | Self-refresh device and method |
US6795899B2 (en) | 2002-03-22 | 2004-09-21 | Intel Corporation | Memory system with burst length shorter than prefetch length |
US6912168B2 (en) | 2003-03-18 | 2005-06-28 | United Memories, Inc. | Non-contiguous masked refresh for an integrated circuit memory |
US6959016B1 (en) | 1997-09-18 | 2005-10-25 | Micron Technology, Inc. | Method and apparatus for adjusting the timing of signals over fine and coarse ranges |
US6965532B2 (en) | 2003-04-29 | 2005-11-15 | Hynix Semiconductor | Apparatus and method for controlling data output of a semiconductor memory device |
US20050275439A1 (en) | 2003-12-11 | 2005-12-15 | Micron Technology, Inc. | Switched capacitor for a tunable delay circuit |
US20060044021A1 (en) | 2004-08-30 | 2006-03-02 | Binan Wang | False-lock-free delay locked loop circuit and method |
US20060055440A1 (en) | 2004-09-10 | 2006-03-16 | Jui-Hsing Tseng | Jitter-resistive delay lock loop circuit for locking delayed clock and method thereof |
US20070216454A1 (en) | 2006-03-14 | 2007-09-20 | Yongping Fan | Fast locking mechanism for delay lock loops and phase lock loops |
US20120137161A1 (en) * | 1999-03-01 | 2012-05-31 | Round Rock Research, Llc | Method and apparatus for generating a phase dependent control signal |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0347811B1 (en) | 1988-06-20 | 1994-03-30 | Kumiai Chemical Industry Co., Ltd. | Alkanoic acid derivatives and herbicidal compositions |
JPH0214094A (en) * | 1988-06-30 | 1990-01-18 | Fuji Photo Film Co Ltd | Calendaring unit |
JPH02214094A (en) | 1989-02-14 | 1990-08-27 | Fujitsu Ltd | Semiconductor memory |
JPH0816144A (en) | 1994-06-29 | 1996-01-19 | Fujitsu Ltd | Outline font extension method and outline font extension device |
US6510503B2 (en) * | 1998-07-27 | 2003-01-21 | Mosaid Technologies Incorporated | High bandwidth memory interface |
JP5639740B2 (en) * | 2008-10-24 | 2014-12-10 | ピーエスフォー ルクスコ エスエイアールエルPS4 Luxco S.a.r.l. | DLL circuit and control method thereof |
-
1994
- 1994-10-06 US US08/319,042 patent/US5796673A/en not_active Expired - Lifetime
-
1997
- 1997-12-22 US US08/996,095 patent/US6067272A/en not_active Expired - Lifetime
-
1999
- 1999-09-08 US US09/392,088 patent/US6205083B1/en not_active Expired - Lifetime
-
2001
- 2001-01-16 US US09/761,274 patent/US6314052B2/en not_active Expired - Lifetime
- 2001-10-12 US US09/977,088 patent/US20020075747A1/en not_active Abandoned
-
2002
- 2002-10-23 US US10/279,217 patent/US6657918B2/en not_active Expired - Fee Related
-
2003
- 2003-01-17 US US10/348,062 patent/US6657919B2/en not_active Expired - Fee Related
- 2003-08-21 US US10/645,330 patent/US6992950B2/en not_active Expired - Fee Related
-
2005
- 2005-08-01 US US11/195,257 patent/US7599246B2/en not_active Expired - Fee Related
-
2009
- 2009-08-26 US US12/547,955 patent/US8369182B2/en not_active Expired - Fee Related
-
2013
- 2013-01-02 US US13/732,791 patent/US8638638B2/en not_active Expired - Fee Related
- 2013-12-19 US US14/134,996 patent/US20140104969A1/en not_active Abandoned
Patent Citations (176)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5835956A (en) | 1899-10-02 | 1998-11-10 | Samsung Electronics Co., Ltd. | Synchronous dram having a plurality of latency modes |
US2255232A (en) | 1940-08-01 | 1941-09-09 | Recordgraph Corp | Support for sound record films |
US3413615A (en) | 1965-09-16 | 1968-11-26 | Ibm | Delay line buffer storage circuit |
US3676711A (en) | 1969-11-17 | 1972-07-11 | Rca Corp | Delay line using integrated mos circuitry |
US4005450A (en) | 1970-05-13 | 1977-01-25 | Hitachi, Ltd. | Insulated gate field effect transistor having drain region containing low impurity concentration layer |
US4072545A (en) | 1974-12-03 | 1978-02-07 | International Business Machines Corp. | Raised source and drain igfet device fabrication |
US4016511A (en) | 1975-12-19 | 1977-04-05 | The United States Of America As Represented By The Secretary Of The Air Force | Programmable variable length high speed digital delay line |
US4330852A (en) | 1979-11-23 | 1982-05-18 | Texas Instruments Incorporated | Semiconductor read/write memory array having serial access |
US4338569A (en) | 1980-03-11 | 1982-07-06 | Control Data Corporation | Delay lock loop |
US4463440A (en) | 1980-04-15 | 1984-07-31 | Sharp Kabushiki Kaisha | System clock generator in integrated circuit |
US4506164A (en) | 1981-11-26 | 1985-03-19 | Fujitsu Limited | CMIS Level shift circuit |
US4511811A (en) | 1982-02-08 | 1985-04-16 | Seeq Technology, Inc. | Charge pump for providing programming voltage to the word lines in a semiconductor memory array |
US4673829A (en) | 1982-02-08 | 1987-06-16 | Seeq Technology, Inc. | Charge pump for providing programming voltage to the word lines in a semiconductor memory array |
US4527258A (en) | 1982-09-30 | 1985-07-02 | Mostek Corporation | E2 PROM having bulk storage |
US4496861A (en) | 1982-12-06 | 1985-01-29 | Intel Corporation | Integrated circuit synchronous delay line |
US4549283A (en) | 1983-09-06 | 1985-10-22 | Rockwell International Corporation | Digital time delay circuit with high speed and large delay capacity |
US4754164A (en) | 1984-06-30 | 1988-06-28 | Unisys Corp. | Method for providing automatic clock de-skewing on a circuit board |
US4638182A (en) | 1984-07-11 | 1987-01-20 | Texas Instruments Incorporated | High-level CMOS driver circuit |
US4782247A (en) | 1984-08-08 | 1988-11-01 | Fujitsu Limited | Decoder circuit having a variable power supply |
US4637018A (en) | 1984-08-29 | 1987-01-13 | Burroughs Corporation | Automatic signal delay adjustment method |
US4623805A (en) | 1984-08-29 | 1986-11-18 | Burroughs Corporation | Automatic signal delay adjustment apparatus |
US4604582A (en) | 1985-01-04 | 1986-08-05 | Lockheed Electronics Company, Inc. | Digital phase correlator |
US4757469A (en) | 1985-02-25 | 1988-07-12 | U.S. Philips Corporation | Method of addressing a random access memory as a delay line, and signal processing device including such a delay line |
US4845437A (en) | 1985-07-09 | 1989-07-04 | Minolta Camera Kabushiki Kaisha | Synchronous clock frequency conversion circuit |
US4636930A (en) | 1985-10-01 | 1987-01-13 | Maxim Integrated Products, Inc. | Integrated dual charge pump power supply and RS-232 transmitter/receiver |
US4931992B1 (en) | 1986-01-17 | 1998-03-03 | Toshiba Kk | Semiconductor memory having barrier transistors connected between sense and restore circuits |
US4931992A (en) | 1986-01-17 | 1990-06-05 | Kabushiki Kaisha Toshiba | Semiconductor memory having barrier transistors connected between sense and restore circuits |
US4795985A (en) | 1986-04-01 | 1989-01-03 | Hewlett-Packard Company | Digital phase lock loop |
US4813005A (en) | 1987-06-24 | 1989-03-14 | Hewlett-Packard Company | Device for synchronizing the output pulses of a circuit with an input clock |
US4755704A (en) | 1987-06-30 | 1988-07-05 | Unisys Corporation | Automatic clock de-skewing apparatus |
US5004702A (en) | 1987-10-19 | 1991-04-02 | Kabushiki Kaisha Toshiba | Preparation method of selective growth silicon layer doped with impurities |
US5029136A (en) | 1987-11-25 | 1991-07-02 | Texas Instruments Incorporated | High-speed DRAM sense amp with high noise immunity |
US5093807A (en) | 1987-12-23 | 1992-03-03 | Texas Instruments Incorporated | Video frame storage system |
US4789996A (en) | 1988-01-28 | 1988-12-06 | Siemens Transmission Systems, Inc. | Center frequency high resolution digital phase-lock loop circuit |
US5101117A (en) | 1988-02-17 | 1992-03-31 | Mips Computer Systems | Variable delay line phase-locked loop circuit synchronization system |
US4926070A (en) | 1988-02-22 | 1990-05-15 | Kabushiki Kaisha Toshiba | Voltage level converting circuit |
US4994688A (en) | 1988-05-25 | 1991-02-19 | Hitachi Ltd. | Semiconductor device having a reference voltage generating circuit |
US4958091A (en) | 1988-06-06 | 1990-09-18 | Micron Technology, Inc. | CMOS voltage converter |
US5173617A (en) | 1988-06-27 | 1992-12-22 | Motorola, Inc. | Digital phase lock clock generator without local oscillator |
US5148399A (en) | 1988-06-28 | 1992-09-15 | Oki Electric Industry Co., Ltd. | Sense amplifier circuitry selectively separable from bit lines for dynamic random access memory |
US5602771A (en) | 1988-11-01 | 1997-02-11 | Hitachi, Ltd. | Semiconductor memory device and defect remedying method thereof |
US5087829A (en) | 1988-12-07 | 1992-02-11 | Hitachi, Ltd. | High speed clock distribution system |
US5111063A (en) | 1989-02-03 | 1992-05-05 | Nec Corporation | Integrated clock driver circuit |
US4984202A (en) | 1989-03-20 | 1991-01-08 | Hitachi, Ltd. | Low voltage-operated semiconductor integrated circuit |
US5291058A (en) | 1989-04-19 | 1994-03-01 | Kabushiki Kaisha Toshiba | Semiconductor device silicon via fill formed in multiple dielectric layers |
US4948745A (en) | 1989-05-22 | 1990-08-14 | Motorola, Inc. | Process for elevated source/drain field effect structure |
US5101107A (en) | 1989-05-31 | 1992-03-31 | Oce Nederland B.V. | Corona charging device |
US5057899A (en) | 1989-08-29 | 1991-10-15 | Kabushiki Kaisha Toshiba | Semiconductor device with improved wiring contact portion |
US5414381A (en) | 1990-01-16 | 1995-05-09 | Cray Research, Inc. | Method of adjusting for clock skew |
US5036528A (en) | 1990-01-29 | 1991-07-30 | Tandem Computers Incorporated | Self-calibrating clock synchronization system |
US6150855A (en) | 1990-02-06 | 2000-11-21 | Bull, S.A. | Phase-locked loop and resulting frequency multiplier |
US5118975A (en) | 1990-03-05 | 1992-06-02 | Thinking Machines Corporation | Digital clock buffer circuit providing controllable delay |
US5243703A (en) | 1990-04-18 | 1993-09-07 | Rambus, Inc. | Apparatus for synchronously generating clock signals in a data processing system |
US5319755A (en) | 1990-04-18 | 1994-06-07 | Rambus, Inc. | Integrated circuit I/O using high performance bus interface |
US5809263A (en) | 1990-04-18 | 1998-09-15 | Rambus Inc. | Integrated circuit I/O using a high performance bus interface |
US6067592A (en) | 1990-04-18 | 2000-05-23 | Rambus Inc. | System having a synchronous memory device |
US5657481A (en) | 1990-04-18 | 1997-08-12 | Rambus, Inc. | Memory device with a phase locked loop circuitry |
US5287319A (en) | 1990-05-23 | 1994-02-15 | Sharp Kabushiki Kaisha | Nonvolatile semiconductor memory device |
US5220206A (en) | 1990-06-29 | 1993-06-15 | Analog Devices, Inc. | Control apparatus with improved recovery from power reduction, and storage device therefor |
US5285421A (en) | 1990-07-25 | 1994-02-08 | Advanced Micro Devices | Scheme for eliminating page boundary limitation on initial access of a serial contiguous access memory |
US5287327A (en) | 1990-11-20 | 1994-02-15 | Oki Electric Industry Co., Ltd. | Synchronous dynamic random access memory |
US5311483A (en) | 1990-11-20 | 1994-05-10 | Oki Electric Industry Co., Ltd. | Synchronous type semiconductor memory |
US5109394A (en) | 1990-12-24 | 1992-04-28 | Ncr Corporation | All digital phase locked loop |
US5223755A (en) | 1990-12-26 | 1993-06-29 | Xerox Corporation | Extended frequency range variable delay locked loop for clock synchronization |
US5475240A (en) | 1991-03-15 | 1995-12-12 | Mitsubishi Denki Kabushiki Kaisha | Contact structure of an interconnection layer for a semiconductor device and a multilayer interconnection SRAM |
US5247469A (en) | 1991-05-23 | 1993-09-21 | Proxim, Inc. | Digital frequency synthesizer and method with vernier interpolation |
US5272729A (en) | 1991-09-20 | 1993-12-21 | International Business Machines Corporation | Clock signal latency elimination network |
US5309035A (en) | 1991-09-23 | 1994-05-03 | Digital Equipment Corporation | Method and apparatus for clock skew reduction through absolute delay regulation |
US5272390A (en) | 1991-09-23 | 1993-12-21 | Digital Equipment Corporation | Method and apparatus for clock skew reduction through absolute delay regulation |
US5444203A (en) | 1991-11-01 | 1995-08-22 | Asea Brown Boveri Ab | Safety switch for an industrial machine |
US5295164A (en) | 1991-12-23 | 1994-03-15 | Apple Computer, Inc. | Apparatus for providing a system clock locked to an external clock over a wide range of frequencies |
US5245231A (en) | 1991-12-30 | 1993-09-14 | Dell Usa, L.P. | Integrated delay line |
US5206889A (en) | 1992-01-17 | 1993-04-27 | Hewlett-Packard Company | Timing interpolator |
US5631593A (en) | 1992-02-04 | 1997-05-20 | Brooktree Corporation | Adjustable delay line |
US5554950A (en) | 1992-02-04 | 1996-09-10 | Brooktree Corporation | Delay line providing an adjustable delay in response to binary input signals |
US5252867A (en) | 1992-02-14 | 1993-10-12 | Vlsi Technology, Inc. | Self-compensating digital delay semiconductor device with selectable output delays and method therefor |
US5432823A (en) | 1992-03-06 | 1995-07-11 | Rambus, Inc. | Method and circuitry for minimizing clock-data skew in a bus system |
US6639869B2 (en) | 1992-03-19 | 2003-10-28 | Kabushiki Kaisha Toshiba | Clock-synchronous semiconductor memory device |
US20030117884A1 (en) | 1992-03-19 | 2003-06-26 | Kabushiki Kaisha Toshiba | Clock-synchronous semiconductor memory device |
US20020021617A1 (en) | 1992-03-19 | 2002-02-21 | Haruki Toda | Clock-synchronous semiconductor memory device |
US5798979A (en) | 1992-03-19 | 1998-08-25 | Kabushiki Kaisha Toshiba | Clock-synchronous semiconductor memory device and access method thereof |
US6510101B2 (en) | 1992-03-19 | 2003-01-21 | Kabushiki Kaisha Toshiba | Clock-synchronous semiconductor memory device |
US5986968A (en) | 1992-03-19 | 1999-11-16 | Kabushiki Kaisha Toshiba | Clock-synchronous semiconductor memory device and access method thereof |
US5818793A (en) | 1992-03-19 | 1998-10-06 | Kabushiki Kaisha Toshiba | Clock-synchronous semiconductor memory device |
US5384745A (en) | 1992-04-27 | 1995-01-24 | Mitsubishi Denki Kabushiki Kaisha | Synchronous semiconductor memory device |
US5317202A (en) | 1992-05-28 | 1994-05-31 | Intel Corporation | Delay line loop for 1X on-chip clock generation with zero skew and 50% duty cycle |
US5410263A (en) | 1992-05-28 | 1995-04-25 | Intel Corporation | Delay line loop for on-chip clock synthesis with zero skew and 50% duty cycle |
US5371764A (en) | 1992-06-26 | 1994-12-06 | International Business Machines Corporation | Method and apparatus for providing an uninterrupted clock signal in a data processing system |
US5384735A (en) | 1992-10-02 | 1995-01-24 | Samsung Electronics Co., Ltd. | Data output buffer of a semiconductor memory device |
EP0591009B1 (en) | 1992-10-02 | 2000-01-05 | Samsung Electronics Co., Ltd. | Semiconductor memory |
US6279116B1 (en) | 1992-10-02 | 2001-08-21 | Samsung Electronics Co., Ltd. | Synchronous dynamic random access memory devices that utilize clock masking signals to control internal clock signal generation |
US5777942A (en) | 1992-11-06 | 1998-07-07 | Mitsubishi Denki Kabushiki Kaisha | Semiconductor memory device including dynamic type memory and static type memory formed on the common chip and an operating method thereof |
US5412615A (en) | 1992-12-28 | 1995-05-02 | Fujitsu Limited | Semiconductor integrated circuit device |
US5412697A (en) | 1993-01-14 | 1995-05-02 | Apple Computer, Inc. | Delay line separator for data bus |
US5619541A (en) | 1993-01-14 | 1997-04-08 | Apple Computer, Inc. | Delay line separator for data bus |
US5812832A (en) | 1993-01-29 | 1998-09-22 | Advanced Micro Devices, Inc. | Digital clock waveform generator and method for generating a clock signal |
US5544203A (en) | 1993-02-17 | 1996-08-06 | Texas Instruments Incorporated | Fine resolution digital delay line with coarse and fine adjustment stages |
US5459684A (en) | 1993-02-19 | 1995-10-17 | Hitachi, Ltd. | Dynamic RAM, dynamic RAM plate voltage setting method, and information processing system |
US5400370A (en) | 1993-02-24 | 1995-03-21 | Advanced Micro Devices Inc. | All digital high speed algorithmic data recovery method and apparatus using locally generated compensated broad band time rulers and data edge position averaging |
US5539344A (en) | 1993-04-13 | 1996-07-23 | Mitsubishi Denki Kabushiki Kaisha | Phase-locked circuit and interated circuit device |
US5552726A (en) | 1993-05-05 | 1996-09-03 | Texas Instruments Incorporated | High resolution digital phase locked loop with automatic recovery logic |
US5337285A (en) | 1993-05-21 | 1994-08-09 | Rambus, Inc. | Method and apparatus for power control in devices |
US5553276A (en) | 1993-06-30 | 1996-09-03 | International Business Machines Corporation | Self-time processor with dynamic clock generator having plurality of tracking elements for outputting sequencing signals to functional units |
US5373255A (en) | 1993-07-28 | 1994-12-13 | Motorola, Inc. | Low-power, jitter-compensated phase locked loop and method therefor |
US5708622A (en) | 1993-09-13 | 1998-01-13 | Mitsubishi Denki Kabushiki Kaisha | Clock synchronous semiconductor memory device |
US5479647A (en) | 1993-11-12 | 1995-12-26 | Intel Corporation | Clock generation and distribution system for a memory controller with a CPU interface for synchronizing the CPU interface with a microprocessor external to the memory controller |
US5463337A (en) | 1993-11-30 | 1995-10-31 | At&T Corp. | Delay locked loop based clock synthesizer using a dynamically adjustable number of delay elements therein |
US5406518A (en) | 1994-02-08 | 1995-04-11 | Industrial Technology Research Institute | Variable length delay circuit utilizing an integrated memory device with multiple-input and multiple-output configuration |
US5614855A (en) | 1994-02-15 | 1997-03-25 | Rambus, Inc. | Delay-locked loop |
US5610543A (en) | 1994-03-08 | 1997-03-11 | Motorola Inc. | Delay locked loop for detecting the phase difference of two signals having different frequencies |
US5384737A (en) | 1994-03-08 | 1995-01-24 | Motorola Inc. | Pipelined memory having synchronous and asynchronous operating modes |
US5440514A (en) | 1994-03-08 | 1995-08-08 | Motorola Inc. | Write control for a memory using a delay locked loop |
US5440515A (en) | 1994-03-08 | 1995-08-08 | Motorola Inc. | Delay locked loop for detecting the phase difference of two signals having different frequencies |
US5479128A (en) | 1994-03-16 | 1995-12-26 | Industrial Technology Research Institute | Single ram multiple-delay variable delay circuit |
US5497115A (en) | 1994-04-29 | 1996-03-05 | Mosaid Technologies Incorporated | Flip-flop circuit having low standby power for driving synchronous dynamic random access memory |
US5631866A (en) | 1994-05-31 | 1997-05-20 | Fujitsu Limited | Semiconductor memory device |
US5714904A (en) | 1994-06-06 | 1998-02-03 | Sun Microsystems, Inc. | High speed serial link for fully duplexed data communication |
US5648931A (en) | 1994-06-27 | 1997-07-15 | Nec Corporation | High speed synchronous logic data latch apparatus |
US5729766A (en) | 1994-06-30 | 1998-03-17 | Softchip Israel Ltd. | System for memory unit receiving pseudo-random delay signal operative to access memory after delay and additional delay signal extending from termination of memory access |
US5655113A (en) | 1994-07-05 | 1997-08-05 | Monolithic System Technology, Inc. | Resynchronization circuit for a memory system and method of operating same |
US5880624A (en) | 1994-07-08 | 1999-03-09 | Kabushiki Kaisha Toshiba | Constant potential generating circuit and semiconductor device using same |
US5734292A (en) | 1994-08-30 | 1998-03-31 | Kabushiki Kaisha Toshiba | Intermediate potential generation circuit |
US5537068A (en) | 1994-09-06 | 1996-07-16 | Intel Corporation | Differential delay line clock generator |
US5828250A (en) | 1994-09-06 | 1998-10-27 | Intel Corporation | Differential delay line clock generator with feedback phase control |
US5570054A (en) | 1994-09-26 | 1996-10-29 | Hitachi Micro Systems, Inc. | Method and apparatus for adaptive clock deskewing |
EP0704975B1 (en) | 1994-09-29 | 2002-03-27 | Nec Corporation | Digital phase locked loop having coarse and fine stepsize variable delay lines |
US5604775A (en) | 1994-09-29 | 1997-02-18 | Nec Corporation | Digital phase locked loop having coarse and fine stepsize variable delay lines |
US5796673A (en) | 1994-10-06 | 1998-08-18 | Mosaid Technologies Incorporated | Delay locked loop implementation in a synchronous dynamic random access memory |
US6067272A (en) | 1994-10-06 | 2000-05-23 | Mosaid Technologies Incorporated | Delayed locked loop implementation in a synchronous dynamic random access memory |
US6657919B2 (en) | 1994-10-06 | 2003-12-02 | Mosaid Technologies Incorporated | Delayed locked loop implementation in a synchronous dynamic random access memory |
US6314052B2 (en) | 1994-10-06 | 2001-11-06 | Mosaid Technologies Incorporated | Delayed locked loop implementation in a synchronous dynamic random access memory |
US6205083B1 (en) | 1994-10-06 | 2001-03-20 | Mosaid Technologies Incorporated | Delayed locked loop implementation in a synchronous dynamic random access memory |
US5703475A (en) | 1995-06-24 | 1997-12-30 | Samsung Electronics Co., Ltd. | Reference voltage generator with fast start-up and low stand-by power |
US5790612A (en) | 1996-02-29 | 1998-08-04 | Silicon Graphics, Inc. | System and method to reduce jitter in digital delay-locked loops |
US5986949A (en) | 1996-04-23 | 1999-11-16 | Kabushiki Kaisha Toshiba | Clock control circuit |
US5867432A (en) | 1996-04-23 | 1999-02-02 | Kabushiki Kaisha Toshiba | Clock control circuit |
US6034901A (en) | 1996-04-23 | 2000-03-07 | Kabushiki Kaisha Toshiba | Clock control circuit |
US5777501A (en) | 1996-04-29 | 1998-07-07 | Mosaid Technologies Incorporated | Digital delay line for a reduced jitter digital delay lock loop |
US5802005A (en) | 1996-09-23 | 1998-09-01 | Texas Instruments Incorporated | Four bit pre-fetch sDRAM column select architecture |
US6125157A (en) | 1997-02-06 | 2000-09-26 | Rambus, Inc. | Delay-locked loop circuitry for clock delay adjustment |
US6087868A (en) | 1997-04-30 | 2000-07-11 | Mosaid Technologies Incorporated | Digital delay locked loop |
US6959016B1 (en) | 1997-09-18 | 2005-10-25 | Micron Technology, Inc. | Method and apparatus for adjusting the timing of signals over fine and coarse ranges |
US5991226A (en) | 1997-11-28 | 1999-11-23 | Mosaid Technologies Incorporated | Address counter cell |
US6151271A (en) | 1998-01-23 | 2000-11-21 | Samsung Electronics Co., Ltd. | Integrated circuit memory devices having data selection circuits therein which are compatible with single and dual rate mode operation and methods of operating same |
EP0942430A1 (en) | 1998-03-09 | 1999-09-15 | MoSys, Inc. | Method and apparatus for 1-T SRAM compatible memory |
TW434545B (en) | 1998-03-09 | 2001-05-16 | Monolithic System Tech Inc | Method and apparatus for 1-T SRAM compatible memory |
US6185149B1 (en) | 1998-06-30 | 2001-02-06 | Fujitsu Limited | Semiconductor integrated circuit memory |
US6327318B1 (en) | 1998-06-30 | 2001-12-04 | Mosaid Technologies Incorporated | Process, voltage, temperature independent switched delay compensation scheme |
US6240047B1 (en) | 1998-07-06 | 2001-05-29 | Texas Instruments Incorporated | Synchronous dynamic random access memory with four-bit data prefetch |
US6310821B1 (en) | 1998-07-10 | 2001-10-30 | Kabushiki Kaisha Toshiba | Clock-synchronous semiconductor memory device and access method thereof |
TW476960B (en) | 1998-10-01 | 2002-02-21 | Monolithic System Tech Inc | Read/write buffers for complete hiding of the refresh of a semiconductor memory and method of operating same |
US6449685B1 (en) | 1998-10-01 | 2002-09-10 | Monolithic System Technology, Inc. | Read/write buffers for complete hiding of the refresh of a semiconductor memory and method of operating same |
US6256248B1 (en) | 1998-10-27 | 2001-07-03 | Monolithic System Technology, Inc. | Method and apparatus for increasing the time available for internal refresh for 1-T SRAM compatible devices |
US6496437B2 (en) | 1999-01-20 | 2002-12-17 | Monolithic Systems Technology, Inc. | Method and apparatus for forcing idle cycles to enable refresh operations in a semiconductor memory |
US20120137161A1 (en) * | 1999-03-01 | 2012-05-31 | Round Rock Research, Llc | Method and apparatus for generating a phase dependent control signal |
US6282606B1 (en) | 1999-04-02 | 2001-08-28 | Silicon Aquarius, Inc. | Dynamic random access memories with hidden refresh and utilizing one-transistor, one-capacitor cells, systems and methods |
TW466490B (en) | 1999-04-02 | 2001-12-01 | Silicon Aquarius Inc | Dynamic random access memories with hidden refresh and utilizing one-transistor, one-capacitor cells, systems and methods |
US6646941B1 (en) | 1999-04-30 | 2003-11-11 | Madrone Solutions, Inc. | Apparatus for operating an integrated circuit having a sleep mode |
US6535965B1 (en) | 1999-07-23 | 2003-03-18 | Fujitsu Limited | Semiconductor memory device with fast masking process in burst write mode |
US6240043B1 (en) | 1999-12-08 | 2001-05-29 | International Business Machines Corporation | SDRAM with a maskable input |
US20010021137A1 (en) | 2000-03-13 | 2001-09-13 | Yasukazu Kai | Dynamic random access memory |
US6343043B2 (en) | 2000-03-13 | 2002-01-29 | Oki Electric Industry Co., Ltd. | Dynamic random access memory |
US20020067648A1 (en) | 2000-12-04 | 2002-06-06 | Lee Sun Hyoung | Asynchronous SRAM compatible memory device using DRAM cell and method for driving the same |
US6708255B2 (en) | 2000-12-30 | 2004-03-16 | Hynix Semiconductor Inc. | Variable input/output control device in synchronous semiconductor device |
US6625067B2 (en) | 2000-12-30 | 2003-09-23 | Hynix Semiconductor Inc. | Semiconductor memory device for variably controlling drivability |
US20020122347A1 (en) | 2001-01-15 | 2002-09-05 | Stmicroelectronics S.R.L. | Synchronous-reading nonvolatile memory |
US6721223B2 (en) | 2001-06-15 | 2004-04-13 | Renesas Technology Corp. | Semiconductor memory device |
US6795899B2 (en) | 2002-03-22 | 2004-09-21 | Intel Corporation | Memory system with burst length shorter than prefetch length |
US20040076055A1 (en) | 2002-08-29 | 2004-04-22 | Harrison Ronnie M. | Delay lock loop circuit useful in a synchronous system and associated methods |
US20040093461A1 (en) | 2002-11-07 | 2004-05-13 | Kim Tae Yun | Self-refresh device and method |
US6912168B2 (en) | 2003-03-18 | 2005-06-28 | United Memories, Inc. | Non-contiguous masked refresh for an integrated circuit memory |
US6965532B2 (en) | 2003-04-29 | 2005-11-15 | Hynix Semiconductor | Apparatus and method for controlling data output of a semiconductor memory device |
US20050275439A1 (en) | 2003-12-11 | 2005-12-15 | Micron Technology, Inc. | Switched capacitor for a tunable delay circuit |
US20060044021A1 (en) | 2004-08-30 | 2006-03-02 | Binan Wang | False-lock-free delay locked loop circuit and method |
US20060055440A1 (en) | 2004-09-10 | 2006-03-16 | Jui-Hsing Tseng | Jitter-resistive delay lock loop circuit for locking delayed clock and method thereof |
US20070216454A1 (en) | 2006-03-14 | 2007-09-20 | Yongping Fan | Fast locking mechanism for delay lock loops and phase lock loops |
Non-Patent Citations (122)
Title |
---|
"Advance Information: PowerPC™ 603 RISC Microprocessor Technical Summary," Rev. 3, PowerPC™, IBM Microelectronics, Motorola, 29 pages (Jun. 1994). |
"Low Power and High Performance Embedded DRAM Macro (LP90e), Preliminary Technical Data*," Mosaid Technologies Incorporated, Version 0.5, Feb. 21, 2005, 39 pages. |
"Rambus Product Catalog," Rambus, Inc., Copyright 1993, pp. 1-94. |
"RDRAM Reference Manual," Rambus, Inc., Copyright 1993, pp. 1-228 and Index. |
[Infineons'] Answer and Counterclaims to Second Amended Complaint, filed May 4, 2006, Mosaid Technologies, Inc. v. Infineon North America Corp., et al, Civil Action No. 05-00120 (E. D. TX). |
[Mosaid's] First Amended Complaint for Patent Infringement and Jury Demand, filed Mar. 30, 2006, Mosaid Technologies, Inc. v. Infineon North America Corp., et al, Civil Action No. 05-00120 (E. D. TX). |
[Mosaid's] Second Amended Complaint for Patent Infringement, filed Apr. 20, 2006, Mosaid Technologies, Inc. v. Infineon North America Corp., et al, Civil Action No. 05-00120 (E. D. TX). |
1992 Xerox Presentation re. use of on-chip DLL. |
Adler, E., "The Evolution of IBM CMOS DRAM Technology," IBM J. Res. Develop., vol. 39 No. 1/2, Jan./Mar. 1995, p. 169. |
Anceau, "A Synchronous Approach for Clocking VLSI Systems," IEEE Journal of Solid-State Circuits, vol. SC-17, No. 1 (Feb. 1982). |
Atsumi, Shigeru, et al., "A 16ns 1 Mb CMOS EPROM," IEEE International Solid States Circuits Conference (Feb. 14, 1990). |
Atsumi, Shigeru, et al., "Fast Programmable 256K Read-Only Memory with On-Chip Test Circuits," IEEE International Solid State Circuits (Feb. 1985). |
Chen, "Designing On-Chip Clock Generators," Circuits and Devices, Jul. 1992, pp. 32-36. |
Chen, "Designing On-Chip Clock Generators," Circuits and Devices, vol. 8, Issue 4, pp. 32-36 (Jul. 1992). |
Choi, et al., "16Mbit Synchronous DRAM with 125Mbyte/sec Data Rate," 1993 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 65-66 (May 19-21, 1993). |
Choi, Yunho, et al., "16-Mb Synchronous DRAM with 125-Mbyte/s Data Rate," IEEE Journal of Solid-State Circuits, vol. 29, No. 4, pp. 529-533 (Apr. 1994). |
Choi, Yunho, et al., "16Mbit Synchronous DRAM with 125Mbyte/sec Data Rate," 1993 Symposium on VLSI Circuits Digest of Technical Papers, pp. 65-66, (1993). |
Chou, Shizuo, et al., "A 60-ns 16M-bit DRAM With a Minimized Sensing Delay Caused by Bit-Line Stray Capacitance," IEEE Journal of Solid State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1176-1178. |
Cosoroaba, "Double Data Rate Synchronous DRAMs in High Performance Applications," Wescon/97. Conference Proceedings, pp. 387-391 (Nov. 4-6, 1997). |
Defendant Micron Technology, Inc.'s Answer to First Amended Complaint and Counterclaim, filed Oct. 25, 2006, Mosaid Technologies, Inc. v. Micron Technology, Inc., et al., Civil Action No. 06-00302 (E. D. TX). |
Defendant Micron Technology, Inc.'s Answer to Second Amended Complaint and Counterclaims, filed in 06-00302, on Jan. 31, 2007. |
Defendant Micron Technology, Inc.'s Notice of Compliance with P.R. 3-3 and 3-4, filed in 06-00302, on Aug. 14, 2007. |
Defendant Mosel Vitelic, Inc.'s Answer, Affirmative Defenses and Counterclaims to Mosaid's Second Amended Complaint, filed in 06-00302, on Mar. 30, 2007. |
Defendant Mosel Vitelic, Inc.'s Preliminary Invalidity Contentions, filed in Mosaid Technologies, Inc. v. Micron Technology, Inc., et al., Civil Action No. 06-00302, on Aug. 13, 2007. |
Defendant Powerchip Semiconductor Corp.'s Invalidity Contentions Pursuant to Local Patent Rule 3-3, filed in Mosaid Technologies, Inc. v. Micron Technology, Inc., et al., Civil Action No. 06-00302, on Aug. 13, 2007. |
Defendant Powerchip's Amended Answer, Defenses, and Counterclaims to Mosaid's Second Amended Complaint, filed in 06-00302, on Feb. 22, 2007. |
Defendant Powerchip's Answer, Defenses, and Counterclaims to Mosaid's Second Amended Complaint, filed in 06-00302, on Feb. 7, 2007. |
Defendant ProMOS Technologies, Inc.'s Preliminary Invalidity Contentions, filed in Mosaid Technologies, Inc. v. Micron Technology, Inc., et al., Civil Action No. 06-00302, on Aug. 13, 2007. |
Defendant ProMOS's Amended Answer, Affirmative Defenses, and Counterclaims to Mosaid's Second Amended Complaint, filed in 06-00302, on Apr. 10, 2007. |
Defendant ProMos's Answer, Affirmative Defenses and Counterclaims to Mosaid's First Amended Complaint, filed Oct. 25, 2006, Mosaid Technologies, Inc. v. Micron Technology, Inc., et al., Civil Action No. 06-00302 (E. D. TX). |
Defendant ProMOS's Answer, Affirmative Defenses, and Counterclaims to Mosaid's Second Amended Complaint, filed in 06-00302, on Feb. 6, 2007. |
Defendants' [Infineons'] Answer and Counterclaims, filed Jun. 15, 2005, Mosaid Technologies, Inc. v. Infineon North America Corp., et al, Civil Action No. 05-00120 (E. D. TX). |
Deposition of Thomas Vogelsang, dated Jun. 4, 2004. |
Efendovich, Avner, et al., "Multifrequency Zero-Jitter Delay-Locked Loop," IEEE Journal of Solid-State Circuits, vol. 29, No. 1, pp. 67-70 (Jan. 1994). |
Foss, R.C., et al., "Application of a High-Voltage Pumped Supply for Low-Power DRAM," IEEE 1992 Symposium on VLSI Circuits Digest of Technical Papers, pp. 106-107. |
Fujii, Syuso, et al., "A 45-ns 16-Mbit DRAM with Triple-Well Structure," IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1170-1174. |
Gasbarro, "Testing High Speed DRAMs," International Test Conference Proceedings 1994, paper 13.2, p. 361 (Oct. 2-6, 1994). |
Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361. |
Gasbarro, et al., "Techniques for Characterizing DRAMs with a 500 MHZ Interface," International Test Conference Proceedings 1994, paper 22.2, pp. 516-525 (Oct. 2-6, 1994). |
Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516-525. |
Gastinel, "GTL and Synchronous DRAM: a Customer Point of View," pp. 075-080, Feb. 18, 1992. |
Gillingham, Peter, et al., "High-Speed, High-Reliability Circuit Design for Megabit DRAM," IEEE Journal of Solid-State Circuits, vol. 26, No. 8, Aug. 1991, pp. 1171-1175. |
Hatakeyama, Atsushi, et al., "A 256Mb SDRAM Using a Register-Controlled Digital DLL," Fujitsu Limited, Kawasaki, Japan. |
Hatakeyama, Atsushi, et al., "A 256-Mb SDRAM Using a Register-Controlled Digital DLL," IEEE Journal of Solid-State Circuits, vol. 32, No. 11, pp. 1728-1734 (Nov. 1997). |
Horowitz, et al., "TP 10.5: PLL Design for a 500 MB/s Interface," 1993 IEEE International Solid-State Circuits Conference, session 10, Paper TP 10.5, pp. 160-161 (Feb. 24-26, 1993). |
Horowitz, M., et al., "PLL Design for a 500 MB/s Interface," ISSCC Digest of Technical Papers (Feb. 1993). |
Horowitz, Mark, "Clocking Strategies in High Performance Processors," 1992 Symposium on VLSI Circuits Digest of Technical Papers, pp. 50-53. |
Hsieh, et al., "Silicon Homoepitaxy by Rapid Thermal Processing Chemical Vapor Deposition (RTPCVD)—A Review," J. Electrochem. Soc., vol. 138, No. 4, pp. 1188-1207 (Apr. 1991). |
IBM Technical Disclosure Bulletin, "Positive Level-Shifting Wordline Drivers for DRAMs," vol. 33, No. 2, pp. 187-189 (Jul. 1990). |
Ikeda, et al., "High-Speed DRAM Architecture Development," IEEE Journal of Solid-State Circuits, vol. 34, No. 5, pp. 685-692 (May 1999). |
Infineon's Amended Preliminary Invalidity Contentions Pursuant to Local Patent Rule 3-3, served Feb. 7, 2006, Mosaid Technologies, Inc. v. Infineon North America Corp., et al, Civil Action No. 05-00120 (E. D. TX). |
Infineon's Preliminary Invalidity Contentions Pursuant to Local Patent Rule 3-3, filed Jan. 31, 2006, Mosaid Technologies, Inc. v. Infineon North America Corp., et al, Civil Action No. 05-00120 (E. D. TX). |
Jeung, Yeun C., "A 50Mbit/sec. CMOS Video Linestore System," SPIE vol. 1001 Visual Communications and Image Processing, pp. 362-367 (Nov. 1988). |
Johnson, et al., "A Variable Delay Line PLL for CPU-Coprocessor Synchronization," IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct. 1988, pp. 1218-1223. |
Johnson, et al., "A Variable Delay Line PLL for CPU-Coprocessor Synchronization," IEEE Journal of Solid-State Circuits, vol. 23, No. 5, pp. 1218-1223 (Oct. 1988). |
Judgment of the U.S. Court of Appeals for the Federal Circuit reversing dismissal and remanding case back to Northern District of California in Micron, et al. v. Mosaid Technologies, Inc., Civil Action No. 06-04496-JF, N.D. Cal., on Feb. 29, 2008. |
Kim, S , et al., "A Pseudo-Synchronous Skew-Insensitive I/O Scheme for High Bandwidth Memories," 1994 Symposium on VLSI Circuits Digest of Technical Papers, pp. 41-42. |
Kushiyama, et al., "A 500-Megabyte/s Data-Rate 4.5M DRAM," IEEE Jouranl of Solid-State Circuits, vol. 28, No. 4, pp. 490-498 (Apr. 1993). |
Kushiyama, N., et al., "500 Mbyte/sec Data-Rate 512 Kbits×9 DRAM Using a Novel I/O Interface," 1992 Symposium on VLSI Circuits Digest of Technical Papers, pp. 66-67 (1992). |
Kushiyama, Natsuki, et al., "A 500-Megabyte/s Data-Rate 4.5M DRAM," IEEE Journal of Solid-State Circuits, vol. 28, No. 4, pp. 490-498 (Apr. 1993). |
Lee, et al., "FA 18.6: A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM," IEEE International Solid-State Circuits Conference, Session 18, Paper FA18.6, pp. 300-301 (Feb. 16-18, 1994). |
Lee, Thomas H., et al., "A 2.5V Delay-Locked Loop for an 18Mb 500MB/s DRAM," IEEE International Solid-State Circuits Conference, Session 18, pp. 300-301 (Feb. 18, 1994). |
Menasce, V., et al., "A Fully Digital Phase Locked Loop," Canadian Conference on VLSI, Oct. 1990, pp. 9.4.1-9.4.8. |
Micron's Answer to Mosaid's Counterclaims, filed in Micron, et al. v. Mosaid Technologies, Inc., Civil Action No. 06-04496-JF, N.D. Cal., on Sep. 8, 2008. |
Micron's Complaint for Declaratory Judgment, filed Jul. 24, 2006, Micron Technology, Inc. v. Mosaid Technologies, Incorporated, Civil Action No. 06-04496 (N. D.CA). |
Micron's First Amended Complaint for Declaratory Judgment, filed in Micron, et al. v. Mosaid Technologies, Inc., Civil Action No. 06-04496-JF, N.D. Cal., on Jul. 28, 2008. |
Micron's Invalidity Contentions Pursuant to Patent Rule 3-3, filed in Mosaid Technologies, Inc. v. Micron Technology, Inc., et al., Civil Action No. 06-00302, on Aug. 13, 2007. |
Micron's Unopposed Submission of a Chart to Reflect Micron's Claim Construction Positions (and accompanying Exhibit A-Claim Construction Chart) filed in Micron, et al. v. Mosaid Technologies, Inc., Civil Action No. 06-04496-JF, N.D. Cal., on Dec. 4, 2008. |
Moon, et al., A Deep-Submicrometer Raised Source/Drain LDD Structure Fabricated Using Hot-Wall Epitaxy, Proceedings of Technical Papers, 1991 International Symposium on VLSI Technology, Systems, and Applications, pp. 117-121 (May 22-24, 1991). |
Mosaid's Answer, Affirmative Defenses and Counterclaims to Micron's First Amended Complaint for Declaratory Judgment, filed in Micron, et al. v. Mosaid Technologies, Inc., Civil Action No. 06-04496-JF, N.D. Cal., on Aug. 14, 2008. |
Mosaid's Answer, Defenses, and Counterclaims to Powerchip's First Amended Complaint in Intervention, filed in Micron, et al. v. Mosaid Technologies, Inc., Civil Action No. 06-04496-JF, N.D. Cal., on Aug. 29, 2008. |
Mosaid's Complaint for Patent Infringement and Jury Demand, filed Apr. 6, 2005, Mosaid Technologies, Inc. v. Infineon North America Corp., et al, Civil Action No. 05-00120 (E. D. TX). |
Mosaid's Complaint for Patent Infringement, filed Jul. 25, 2006, Mosaid Technologies, Inc. v. Micron Technology, Inc., et al., Civil Action No. 06-00302 (E. D. TX). |
Mosaid's First Amended Complaint for Patent Infringement, filed Aug. 31, 2006, Mosaid Technologies, Inc. v. Micron Technology, Inc., et al., Civil Action No. 06-00302 (E. D. TX). |
Mosaid's Notice of Compliance with the May 21, 2008 Order Granting Mosaid Leave to Amend and/or Supplement Preliminary Infringement Contentions, filed in Micron, et al. v. Mosaid Technologies, Inc., Civil Action No. 06-04496-JF, N.D. Cal., on Aug. 25, 2008. |
Mosaid's Reply to Infineon's Counterclaims, filed Jun. 29, 2005, Mosaid Technologies, Inc. v. Infineon North America Corp., et al, Civil Action No. 05-00120 (E. D. TX). |
Mosaid's Second Amended Complaint for Patent Infringement, filed Dec. 15, 2006, Mosaid Technologies, Inc. v. Micron Technology, Inc., et al., Civil Action No. 06-00302 (E. D. TX). |
Nakamura, Kazuyuki, et al., "A 220MHz Pipelined 16Mb BiCMOS SRAM with PLL Proportional Self-Timing Generator," IEEE International Solid-State Circuits Conference, Session 15, pp. 258-259, 200-201 & 312(Feb. 18, 1994). |
Nakamura, Kazuyuki, et al., "A 220-MHz Pipelined 16-Mb BiCMOS SRAM with PLL Proportional Self-Timing Generator," IEEE Journal of Solid-State Circuits, vol. 29, No. 11, pp. 1317-1322(Nov. 1994). |
NEC, JC-42.3 Committee on RAM Memories, Minutes of Meeting No. 72, Sep. 13, 1994, Alberquerque, NM. |
NEC, PLL Enable Mode, JC-42.3 (Sep. 14, 1994) (FIN 023321-023377). |
Notice of Service [of Defendant Mosel Vitelic, Inc.'s Preliminary Invalidity Contentions], filed in 06-00302, on Aug. 13, 2007. |
Notice of Service [of Defendant Powerchip's Invalidity Contentions], filed in 06-00302, on Aug. 13, 2007. |
Notice of Service [of Defendant ProMOS Technologies, Inc.'s Invalidity Contentions], filed in 06-00302, on Aug. 13, 2007. |
Order Dismissing With Prejudice Claims Between Mosaid and Micron, entered in Micron, et al. v. Mosaid Technologies, Inc., Civil Action No. 06-04496-JF, N.D. Cal., on Feb. 5, 2009. |
Order Dismissing With Prejudice Claims Between Mosaid and Micron, entered in Mosaid Technologies, Inc. v. Micron Technology, Inc., Civil Action No. 08-4494-JF, N.D. Cal., on Feb. 5, 2009. |
Order Dismissing With Prejudice Claims Between Mosaid and PowerChip, entered in Micron, et al. v. Mosaid Technologies, Inc., Civil Action No. 06-04496-JF, N.D. Cal., on Nov. 4, 2008. |
Order Dismissing With Prejudice Claims Between Mosaid and PowerChip, entered in Mosaid Technologies, Inc. v. Micron Technology, Inc., Civil Action No. 08-4494-JF, N.D. Cal., on Nov. 4, 2008. |
Order Dismissing With Prejudice Claims Between Plaintiff Mosaid and Defendants ProMos and Mosel, entered in Mosaid Technologies, Inc. v. Micron Technology, Inc., Civil Action No. 08-4494-JF, N.D. Cal., on Feb. 13, 2008. |
Order Granting Micron Technology, Inc.'s Amended Motion to Dismiss its Counterclaim for Infringement of U.S. Patent No. 6,446,021, entered in 06-00302, on Jul. 10, 2007. |
Order Granting Mosaid's Motion to Dismiss for Lack of Subject Matter Jurisdiction, entered Oct. 23, 2006, Micron Technology, Inc. v. Mosaid Technologies, Incorporated, Civil Action No. 06-04496 (N. D.CA). |
Order of Court, entered on Jul. 2, 2008, in Mosaid Technologies, Inc. v. Micron Technology, Inc., et al., Civil Action No. 06-00302, and dismissing Defendants' Motions to Stay and Granting Defendants' Motions to Transfer and Change Venue. Case transferred to N.D. California. |
Pacer Docket Report in the matter of Mosaid Technologies, Inc. v. Micron Technology, Inc., et al., Civil Action No. 06-00302, showing transfer of case to Northern District of California on Oct. 7, 2008 and assignment of docket No. 08-4494. |
Patent Application for Delay Locked Loop (DLL) Implementation in a Synchronous Dynamic Random Access Memory, Sep. 29, 1994 (MTI0000118755-118768). |
Plaintiff Mosaid Technologies, Inc.'s Reply to Counter-Plaintiff Micron Technology, Inc.'s Counterclaims, filed in 06-00302, on Mar. 23, 2007. |
Plaintiff Mosaid Technologies, Inc.'s Reply to Counter-Plaintiff Mosel Vitelic, Inc.'s Counterclaims, filed in 06-00302, on Apr. 23, 2007. |
Plaintiff Mosaid Technologies, Inc.'s Reply to Counter-Plaintiff Powerchip Semiconductor Corp.'s Amended Counterclaims, filed in 06-00302, on Mar. 12, 2007. |
Plaintiff Mosaid Technologies, Inc.'s Reply to Counter-Plaintiff ProMOS Technologies' Amended Counterclaims, filed in 06-00302, on Apr. 27, 2007. |
Plaintiff Mosaid Technologies, Inc.'s Reply to Counter-Plaintiff ProMOS Technologies' Counterclaims, filed in 06-00302, on Mar. 12, 2007. |
Plaintiff Mosaid Technologies, Inc.'s Sep. 5, 2007 Identification of Patent Claims, filed in 06-00302, on Sep. 5, 2007. |
Powerchip's Answer to Mosaid's Counterclaims, filed in Micron, et al. v. Mosaid Technologies, Inc., Civil Action No. 06-04496-JF, N.D. Cal., on Sep. 18, 2008. |
PowerChip's First Amended Complaint in Intervention for: Declaration of Noninfringement, Invalidity, Unenforceability, and/or License, filed in Micron, et al. v. Mosaid Technologies, Inc., Civil Action No. 06-04496-JF, N.D. Cal., on Aug. 12, 2008. |
Przybylski, "New DRAM Technologies: A Comprehensive Analysis of the New Architectures," MicroDesign Resources, Copyright 1994, ISBN 1-885330-00-6, pp. 1-580 and Index. |
Przybylski, Steven, New DRAM Technologies, A Comprehensive Analysis of the New Architectures, MicroDesign Resources, Sebastopol, CA, (1994). |
Rambus document RM 2744932-33, details Rambus making certain technical information publicly available on the internet in Nov. 1993. |
Rambus Product Catalog, by Rambus, Inc., 1993. |
RDRAM Reference Manual, by Rambus, Inc., 1993. |
Related Case Order relating 06-04496 (Micron Technology, Inc. v. Mosaid Technologies, Inc.) and 08-04494 (Mosaid Technologies, Inc. v. Micron Technology, Inc., et al.), entered on Oct. 15, 2008. |
Schanke, Morten, "Proposal for Clock Distribution in SCI," May 5, 1989. |
Sidiropoulos, et al., "A CMOS 500 Mbps/pin Synchronous Point to Point Link Interface," 1994 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 43-44 (Jun. 9-11, 1994). |
Sidiropoulos, Stefanos, et al., "A CMOS 500 Mbps/pin synchronous point to point link interface," 1994 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 43-44. |
Stipulation Dismissing With Prejudice Between Mosaid and Micron, filed in Micron, et al. v. Mosaid Technologies, Inc., Civil Action No. 06-04496-JF, N.D. Cal., on Feb. 2, 2009. |
Stipulation Dismissing With Prejudice Claims Between Mosaid and Micron, entered in Mosaid Technologies, Inc. v. Micron Technology, Inc., Civil Action No. 08-4494-JF, N.D. Cal., on Feb. 2, 2009. |
Stipulation Dismissing With Prejudice Claims Between Plaintiff Mosaid and Defendants ProMos and Mosel, entered in Mosaid Technologies, Inc. v. Micron Technology, Inc., Civil Action No. 08-4494-JF, N. D. Cal., on Feb. 8, 2008. |
Stipulation Dismissing With Prejudice Claims Between Plaintiff Mosaid and PowerChip, entered in Mosaid Technologies, Inc. v. Micron Technology, Inc., Civil Action No. 08-4494-JF, N.D. Cal., on Oct. 31, 2008. |
Sunaga, et al., "An Eight-Bit Prefetch Circuit for High-Bandwidth DRAM's," IEEE Journal of Solid-State Circuits, vol. 32, No. 1, pp. 105-110 (Jan. 1997). |
Takai, Y., et al., "250 Mbyte/sec Synchronous DRAM Using a 3-Stage-Pipelined Architecture," 1993 Symposium on VLSI Circuits Digest of Technical Papers, pp. 59-60, (1993). |
Takai, Yasuhiro, et al., "250 Mbyte/s Synchronous DRAM Using a 3-Stage-Pipelined Architecture," IEEE Journal of Solid-State Circuits, vol. 29, No. 4, pp. 426-431 (Apr. 1994). |
Tanaka, S., et al., A Programmable 256K CMOS EPROM with On-Chip Test Circuits, International Solid-State Circuits Conference (ISSCC 84), Session X: Nonvolatile Memories, THAM 10.7, pp. 148-149 (Feb. 1984). |
Wagner, et al., "Testable Programmable Digital Clock Pulse Control Elements," International Test Conference Proceedings 1993, paper 41.2, pp. 902-509 (Oct. 17-21, 1993). |
Wagner, Kenneth, et al., "Testable Programmable Digital Clock Pulse Control Elements," International Test Conference 1993, pp. 902-909. |
Waizman, Alex, "A Delay Line Loop for Frequency Synthesis of Dc-Skewed Clock," 1994 IEEE Solid State Circuits Conference, pp. 298-299. |
Also Published As
Publication number | Publication date |
---|---|
US6657918B2 (en) | 2003-12-02 |
US6657919B2 (en) | 2003-12-02 |
US20030090952A1 (en) | 2003-05-15 |
US20040130962A1 (en) | 2004-07-08 |
US7599246B2 (en) | 2009-10-06 |
US6992950B2 (en) | 2006-01-31 |
US20130121096A1 (en) | 2013-05-16 |
US20010001601A1 (en) | 2001-05-24 |
US20030107944A1 (en) | 2003-06-12 |
US5796673A (en) | 1998-08-18 |
US6067272A (en) | 2000-05-23 |
US20140104969A1 (en) | 2014-04-17 |
US8369182B2 (en) | 2013-02-05 |
US6314052B2 (en) | 2001-11-06 |
US20020075747A1 (en) | 2002-06-20 |
US20050265506A1 (en) | 2005-12-01 |
US20090316514A1 (en) | 2009-12-24 |
US6205083B1 (en) | 2001-03-20 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US8638638B2 (en) | Delay locked loop implementation in a synchronous dynamic random access memory | |
US6205086B1 (en) | Phase control circuit, semiconductor device and semiconductor memory | |
US6975149B2 (en) | Method and circuit for adjusting the timing of output data based on an operational mode of output drivers | |
US7676686B2 (en) | Delay locked loop circuit and synchronous memory device including the same | |
US8054701B2 (en) | Delay locked loop and semiconductor memory device with the same | |
US5953286A (en) | Synchronous DRAM having a high data transfer rate | |
JP3703241B2 (en) | Semiconductor memory device | |
US20010043102A1 (en) | Internal clock signal generating circuit permitting rapid phase lock | |
US6339354B1 (en) | System and method for eliminating pulse width variations in digital delay lines | |
US6049241A (en) | Clock skew circuit | |
US5987619A (en) | Input signal phase compensation circuit capable of reliably obtaining external data | |
US7057433B2 (en) | Delay-Locked Loop (DLL) capable of directly receiving external clock signals | |
US7817493B2 (en) | Semiconductor memory apparatus and method of driving the same | |
JP3669917B2 (en) | Data synchronization circuit and multi-bank memory device including the same | |
US6147527A (en) | Internal clock generator | |
KR100484250B1 (en) | Digital dll circuit for controlling initial delay | |
KR20020037525A (en) | Semiconductor memory device with a delay locked loop circuit | |
US20030227813A1 (en) | Semiconductor apparatus which prevents generating noise and being influenced by noise | |
JP2007507937A (en) | Apparatus used for synchronizing clock signals and clock signal synchronization method | |
JPH0332086B2 (en) |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: CHANGE OF NAME;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:032439/0638 Effective date: 20140101 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA Free format text: CHANGE OF ADDRESS;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033678/0096 Effective date: 20140820 Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: CHANGE OF ADDRESS;ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033678/0096 Effective date: 20140820 |
|
AS | Assignment |
Owner name: CPPIB CREDIT INVESTMENTS INC., AS LENDER, CANADA Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367 Effective date: 20140611 Owner name: ROYAL BANK OF CANADA, AS LENDER, CANADA Free format text: U.S. PATENT SECURITY AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC.;REEL/FRAME:033706/0367 Effective date: 20140611 |
|
FEPP | Fee payment procedure |
Free format text: MAINTENANCE FEE REMINDER MAILED (ORIGINAL EVENT CODE: REM.) |
|
LAPS | Lapse for failure to pay maintenance fees |
Free format text: PATENT EXPIRED FOR FAILURE TO PAY MAINTENANCE FEES (ORIGINAL EVENT CODE: EXP.) |
|
STCH | Information on status: patent discontinuation |
Free format text: PATENT EXPIRED DUE TO NONPAYMENT OF MAINTENANCE FEES UNDER 37 CFR 1.362 |
|
FP | Lapsed due to failure to pay maintenance fee |
Effective date: 20180128 |
|
AS | Assignment |
Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., CANADA Free format text: RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:ROYAL BANK OF CANADA, AS LENDER;REEL/FRAME:047645/0424 Effective date: 20180731 Owner name: CONVERSANT INTELLECTUAL PROPERTY MANAGEMENT INC., Free format text: RELEASE OF U.S. PATENT AGREEMENT (FOR NON-U.S. GRANTORS);ASSIGNOR:ROYAL BANK OF CANADA, AS LENDER;REEL/FRAME:047645/0424 Effective date: 20180731 |