|Publication number||USH1174 H|
|Application number||US 07/741,700|
|Publication date||Apr 6, 1993|
|Filing date||Aug 7, 1991|
|Priority date||Nov 5, 1990|
|Publication number||07741700, 741700, US H1174 H, US H1174H, US-H-H1174, USH1174 H, USH1174H|
|Inventors||William G. Easter, Richard H. Shanaman, III|
|Original Assignee||American Telephone And Telegraph Company|
|Export Citation||BiBTeX, EndNote, RefMan|
|Non-Patent Citations (2), Referenced by (4), Classifications (9)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This is a division of application Ser. No. 608,955, filed Nov. 5, 1990.
1. Technical Field
The present invention relates to a dielectric isolation processing techniques for integrated circuits and, more particularly, to the utilization of a wafer bonding process in the fabrication of dielectrically isolated wafers.
2. Description of the Prior Art
Dielectric isolation (DI) has been used extensively in integrated circuit technology for fabricating high voltage devices which require a relatively large degree of inter-device isolation. In general, the DI process involves etching grooves in a silicon substrate (the grooves delineating the boundaries of the DI regions, often referred to as "tubs"). The etched substrate is then oxidized to form a layer sufficiently thick so as to provide the desired isolation. A relatively thick polysilicon layer, or "handle" is subsequently grown over the oxide. The structure is then inverted and the exposed bottom of the silicon substrate is ground and polished away until the surface of the tub regions is exposed. The polysilicon handle then forms the "substrate" of the final structure. U.S. Pat. No. 4,820,653 issued to W. G. Easter et al. on Apr. 11, 1989 describes in detail the DI process as outlined above. A problem with the conventional DI technique is that the process of growing a thick polysilicon handle is both time-consuming and expensive. Further, the prolonged exposure of the tub regions to the elevated temperature required for polysilicon deposition has been found to degrade the quality of the tub regions themselves. The grown polysilicon handle forms the "substrate" of the final device structure and is inherently of poorer quality (i.e., higher defect density, stress) and a monocrystalline silicon substrate.
An alternative isolation technique, referred to as Silicon On Insulator (SOI) utilizes wafer bonding and a buried oxide layer to provide inter-device isolation. Simply, a first silicon substrate is oxidized over a surface region and a second substrate is bonded to the oxide layer of the first substrate. There exist many different techniques, usually involving heat treatments, to bond the wafers together. An article entitled "Silicon Wafer-Bonding Process Technology for SOI Structures", by T. Abe et al. appearing in Proceedings of 4th Int. Symp. on Silicon-on-Insulator Technology and Devices, May 1990 describes in detail various aspects of the SOI technology. Alone, however, SOI cannot provide inter-device isolation for devices fully contained within the same substrate.
U.S. Pat. No. 4,851,078 issued to J. P. Short et al. on Jul. 28, 1989 utilizes a combination of the above-described processes to form a dielectrically isolated silicon-on-insulator semiconductor device. The Short et al. process, however, requires at least two full wafer bonding sequences of operations (e.g., the bonding together of a series of three wafers) to form the final device structure.
A need remains in the prior art, therefore, for a relatively simple DI process technique which addresses the various limitations described above.
The need remaining in the prior art is solved in accordance with the present invention which relates to a DI fabrication process and, more particularly, to a DI process which includes a wafer bonding step to improve the quality of the final device structure.
In accordance with one embodiment of the present invention, a conventional DI fabrication process is altered such that the step of growing the thick polysilicon "handle" is replaced by the steps of: (1) growing a relatively thin conformal coating layer (so as to fill the exposed grooves); and (2) bonding a silicon wafer to the planarized surface of the thin conformal layer. Polysilicon, silicon nitride, or various other suitable materials may be used as the conformal coating. As with the conventional DI process, the bonded structure is then inverted and the original substrate removed to expose the tub portions. The inventive device, however, will include as the final substrate single crystal silicon (the bonded wafer), instead of the polysilicon handle of the prior art.
In accordance with an alternative method, the relatively thin conformal layer may be further planarized so as to expose the underlying electrically insulative layer. The second silicon wafer is then bonded to to both the exposed insulator and remaining conformal coating.
The DI wafer formation technique of the present invention may be modified to include any desired variations to the DI tubs themselves, since the wafer bonding step occurs subsequent to all tub processing. In particular, a bonded DI wafer formed in accordance with the present invention may include tubs with different conductivity types (i.e., complementary tubs for CMOS devices), buried diffusion regions, wrap-around regions, and/or buried silicide layers, for example.
An advantage of the wafer bonding technique of the present invention is that the bonding process itself is considerably less time consuming than the conventional prior art process of growing a thick polysilicon "handle" substrate. Further, the bonding operation may take place at a lower temperation than the prior art polysilicon deposition process. The decrease in both the exposure time and temperature results in providing tub regions of improved quality (e.g., less stress, fewer crystal defects) than those of the prior art. The shorter time period also allows for relatively shallow tub regions to be used, since less out-diffusion of the various dopants within the tub regions will occur.
Other and further variations of the present invention will become apparent during the course of the following discussion and by reference to the accompanying drawings.
Referring now to the drawings, where like numerals represent like parts in several views:
FIGS. 1-7 illustrate an exemplary wafer bonding dielectric isolation fabrication process of the present invention; and
FIGS. 8-10 illustrates various dielectrically isolated structures including a silicon wafer bonded substrate formed in accordance with the teachings of the present invention.
FIGS. 1-7 illustrate an exemplary wafer bonded dielectric isolation (DI) fabrication process of the present invention. Although the structure, as illustrated, shows the fabrication of a single DI region, it is to be understood that the wafer bonding technique of the present invention is utilized to simultaneously form a large number of such regions within the wafer structure.
An initial monocrystalline silicon wafer 10 is provided with a patterning layer 12 (for example, oxide) as illustrated in FIG. 1. Layer 12 is patterned to delineate the locations of the desired tub regions. The structure is subsequently etched using conventional techniques to form, as shown in FIG. 2, a pair of grooves 14,16. Although illustrated as V-grooves, it is to be understood that various other groove geometries are possible and are not considered to be a limiting factor in practicing the techniques of the present invention. An oxide layer 18 and conformal coating layer 20 are then formed, in sequence, over the etched surface of substrate 10. Layer 18 is formed to comprise a thickness sufficient for providing the desired electrical isolation between the various devices in the final structure (for example, 10,000 Å). Conformal coating layer 20 is relatively thin, approximately at least twice the tub depth (i.e., sufficient to at least fill grooves 14,16. Conformal layer 20 may then planarized, as indicated by dotted line A in FIG. 3, to form the structure as depicted in FIG. 4. As shown in FIG. 4, a portion of layer 20 remains such that the underlying oxide 18 is fully covered. Alternatively, the structure of FIG. 3 may be planarized down to dotted line B, forming the structure of FIG. 5. In this embodiment, oxide 18 is exposed and only that portion of conformal layer 20 utilized to fill the voids created by grooves 14,16 remains. The planarization in either case may be accomplished with a conventional grinding and/or polishing procedure. As mentioned above, polysilicon (LPCVD deposited, for example) or silicon nitride may be used to form conformal layer 20.
The wafer bonding portion of the inventive process occurs at this point in time, where a second silicon wafer 30 is bonded to top surface 22 of conformal layer 20 (or alternatively, to the exposed surface of oxide 18 and conformal layer 20), as shown in FIG. 6. The bonding may be accomplished, for example, by bringing wafer 30 into contact with surface 22 with a force sufficient to provide adhesion. The adhered structure may then be annealed for a time and at a temperature sufficient to form a permanent bond therebetween. For example, an anneal for approximately two to four hours at a temperature of approximately 1000° C. has been found sufficient in experimentation.
The final DI structure is formed by removing substrate 10, as indicated by the dotted line in FIG. 6. The removal may be accomplished by any of the grinding, etching and/or polishing operations conventionally used in the DI process to form the final structure. FIG. 7 illustrates the final DI structure as formed in accordance with the present invention, where monocrystalline silicon substrate 30 is utilized as the substrate of the final structure. As shown, the inverted grooves 14,16 result in the formation of a tub region 32, which is isolated by oxide layer 18 from the neighboring tub regions 34,36.
As mentioned above, the inventive process of wafer bonding is considerably less time-consuming than the prior art polysilicon deposition process (i.e., approximately one hour to grow a 10-40 μm of thin polysilicon (i.e., layer 20) versus at least three hours to grow 500-600 μm of thick polysilicon for conventional DI wafers). The temperature for deposition may also be reduced accordingly, from a nominal of 1250° C. for thick polysilicon, to approximately 1000° C. for an exemplary thin polysilicon layer used in the structure of the present invention. The reductions in time and temperature result in less diffusion within the tub, therefore, the tub dimensions may be scaled down with respect to prior art designs. For example, a 4:1 reduction may be achieved such that conventional 20 μm tub depths may be replaced by 5 μm tubs in the inventive wafer bonding structure. Further, reducing the exposure time of the tub material to the elevated temperatures required for thick polysilicon growth has been found to reduce the stress within the tub regions, resulting in fewer crystal defects. The time reduction is especially beneficial in tub structures of the form p-conductivity with a p+ -type wrap-around layer, since any prolonged heat treatment (as is used with the conventional polysilicon growth) results in excessive boron diffusion from the wrap-around into the tub, thus detrimentally increasing the thickness of the wrap-around layer. An additional advantage of the wafer bonding process of the present invention is that relatively large wafers (e.g., 125-150 mm) may be formed. With the conventional DI process of the prior art, the ability to grow a thick polysilicon handle over such a large area was extremely limited. Therefore, the bonding technique of the present invention may increase throughput not only in terms of providing a faster process, but also in the fact that larger wafers may be utilized.
As mentioned above, the wafer bonding technique of the present invention may be utilized with various DI tub structures, since the bonding operation occurs subsequent to the tub formation process. FIGS. 8-10 illustrate various tub structures which may be formed to include the bonded wafer substrate of the present invention. In particular, the structure of FIG. 8 includes a DI wafer 40 with tub regions 42,44,46 of various conductivities and of complementary types (i.e., both n-type and p-type tubs formed within the same wafer). An exemplary technique for forming such tub types in disclosed in U.S. Pat. No. 4,820,653 assigned to the assignee of record and herein incorporated by reference. As shown, wafer 40 includes a relatively thin polysilicon layer 20 underlying the plurality of tub regions 42,44,46 and a bonded monocrystalline silicon substrate 30.
A tub structure 60 including a buried silicon layer 62 formed in accordance with the teachings of the present invention is illustrated in FIG. 9. As shown, thin polysilicon layer 20 is formed at the tub boundary insulation layer 18, with monocrystalline substrate 30 bonded to surface 22 of layer 20. Tub structure 70 illustrated in FIG. 10 includes a pair of silicide sidewalls 72,74 and buried diffusion regions 76,78. As shown, tub 70 is surrounded by oxide layer 18 and is disposed above polysilicon layer 20 and bonded substrate 30. The structures as illustrated in FIGS. 9 and 10 are disclosed and described in detail in U.S. Pat. No. 4,839,309 also issued to the assignee of record and herein incorporated by reference.
It is to be understood that the various DI embodiments illustrated in the associated drawings are exemplary only, and the wafer bonding technique of the present invention can be utilized with various other tub arrangements which would be apparent to those of ordinary skill in the art.
|1||"Silicon Wafer-Bonding Process Technology . . . ", T. Abe et al., Int. Symp. on Silicon-On-Insulator Tech., May 6-11, 1990.|
|2||Wolf et al., "Silicon Processing for the VLSI ERA", Lattice Press, Sunset Beach, Calif. 1986 pp. 191-195.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6508363||Mar 31, 2000||Jan 21, 2003||Lucent Technologies||Slurry container|
|US7927975||Feb 4, 2009||Apr 19, 2011||Micron Technology, Inc.||Semiconductor material manufacture|
|US8389385||Apr 18, 2011||Mar 5, 2013||Micron Technology, Inc.||Semiconductor material manufacture|
|US20110193190 *||Aug 11, 2011||Nishant Sinha||Semiconductor material manufacture|
|U.S. Classification||257/506, 257/509|
|Cooperative Classification||H01L21/76264, H01L21/76283, H01L21/76297, H01L21/76275|
|European Classification||H01L21/762F, H01L21/762D20|