|Publication number||USH511 H|
|Application number||US 06/629,284|
|Publication date||Aug 2, 1988|
|Filing date||Jul 9, 1984|
|Priority date||Jul 9, 1984|
|Publication number||06629284, 629284, US H511 H, US H511H, US-H-H511, USH511 H, USH511H|
|Inventors||Samuel L. Stello|
|Original Assignee||The United States Of America As Represented By The Secretary Of The Navy|
|Export Citation||BiBTeX, EndNote, RefMan|
|Referenced by (2), Classifications (12), Legal Events (1)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention
The present invention relates to data collection systems, but more specifically, it relates to data collection systems which use master units and secondary units configured to respond to the master unit.
2. Description of the Prior Art
Gun fire control system development is a primary research and development task for the Department of the Navy scientific and engineering personnel. Data on system performance in a sea environment is required for maintenance of gun fire control systems, to improve the performance thereof and for validation of new designs. In the past, the Naval Gunnery Analysis System (NGAS) was a laboratory tool configured to acquire performance data on the MK 68 analog gun fire control systems. The instrumentation consisted of cameras, simultaneously triggered to take pictures of computer dials. Consequently, parallax, low data rates and lack of intermediate values were severe drawbacks. In the most recent past, an electronic system was developed using discrete transistor to transistor logic (TTL) and an electronic recording media. The foregoing system was used successfully in the Navy's 8 inches Major Caliber Lightweight Gun tests. However, the system's inherent lack of flexibility was a severe constraint, consequently, the single purpose expensive data acquisition system proved to be too inflexible for the wide variety of testing needed in the Navy.
Accordingly, the principal object of the present invention is to configure a data collection system to be modular in design so that the data collection interfaces can be built independently such that the data collection system can be customized quickly as needed without disturbing the in place operating components.
In accordance with the above stated objects, other objects, features and advantages, the purpose of the invention is to configure a data collection system that is modular in design and allows data collection interfaces to be built independently.
The essence of the present invention is in the use of master and slave processors, which, due to the independence of each slave processor, allow the conflicting timing requirements of multiple data sources to be eliminated. The purpose of the present invention is carried out by configuring the data collection systems to comprise a master processor, a plurality of slave processors, a random access memory device (RAM) and a direct memory access (DMA) controller. The RAM device includes "mailbox" locations for processor communications. In addition, the RAM device includes data buffers. The DMA controller is a mechanism for data transfer from the data buffers of the RAM device to an associated peripheral device.
The previously stated objects, other objects, features and advantages of the present invention will be apparent from the following more particular description of the preferred embodiment as illustrated in the accompanying drawings, in which:
FIG. 1 is a block diagram representation of a data collection system according to the present invention depicting, inter alia, the master processor and the plurality of slave processors thereof.
FIG. 1 shows an embodiment of a data collection system 10 in which the present invention is employed to collect data from multiple data sources while eliminating the usual conflicting timing requirements thereof.
Specifically, the data collection system 10 comprises a system data/address/control bus 12, a system interrupt line 14, a direct memory access (DMA) unit 16 further including a DMA controller 18 and DMA interface 20. As shown, the DMA unit 16 is operatively connected between the system data/address/control bus 12 and an associated peripheral device (not shown).
The data collection system 10 further comprises a memory device 22 including an input buffer 24, a random access memory (RAM) 26 and an output buffer 28. The memory device 22 is configured for temporary storage of the data from the plurality of data sources 1 through N, inter alia, on the aforementioned system data/address/control bus 12. Also, the system is configured such that when the input buffer 24 is being filled with data, data in said output buffer, in cooperation with the RAM 26, is being copied to said DMA unit 16. To continue, a plurality of slave processors 30-1 through 30-N are operatively connected between the system data/address/control bus 12 and the system interrupt line 14. It should be noted that each one of the plurality of slave processors 30-1, 30-2 through 30-N is a dedicated independent microcomputer whose software is customized for the particular data collection job.
A master processor 32 is operatively connected between the system data/address/control bus 12 and the system interrupt line 14. The master processor 32 contains a predetermined program for controlling the timing and interpreting commands for the plurality of slave processors 30-1, 30-2 through 30-N.
The RAM 26 of the memory device 22 includes a plurality of "mailbox" locations 26-1, 26-2 through 26-N, one for each of the plurality of slave processors 30-1 through 30-N. In operation, the plurality of "mailbox" locations 1 through N are configured such that the master processor 32 deposits commands therein so as to be read by particular ones of the slave processors 30-1 through 30-N, aforementioned. Accordingly, the slave processors 30-1 through 30-N depend upon the master processor 32 for system timing and interpretation of operator commands via a display/keyboard 34, which is operatively connected to the master processor 32. A system clock 36 is connected to the master processor 32 via one terminal of a timing switch 38. As shown, the other terminal of the timing switch 38 is connected to an external timing source. Thus, under operator control from the display/keyboard 34, via the master processor 32, a periodic signal for synchronization can be switched into the system from the system clock 36 or from the external timing source. This switching is necessary because of a difference in timing requirements for the different data sources 1 through N.
The overhead software for the slave processors 30-1 through 30-N is minimized by the use of the simple command structure between the master processor 32 and the slave processors 30-1 through 30-N. It should also be noted that none of the slave processors 30-1 through 30-N communicate with each other nor are they depended upon each other. Since there is no communications between the slave processors 30-1 through 30-N, each can be developed independently and simultaneously. Thus, the primary asset of the data collection system 10 is its ability to mix slave processors and quickly develop new ones to customize the system as needed.
To those skilled in the art, many modifications and variations of the present invention are possible in light of the above teachings. It is therefore to be understood that the present invention can be practiced otherwise than as specifically described herein and still be within the spirit and scope of the appended claims.
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5437042 *||Oct 2, 1992||Jul 25, 1995||Compaq Computer Corporation||Arrangement of DMA, interrupt and timer functions to implement symmetrical processing in a multiprocessor computer system|
|WO1994008313A1 *||Sep 29, 1993||Apr 14, 1994||Compaq Computer Corporation||Arrangement of dma, interrupt and timer functions to implement symmetrical processing in a multiprocessor computer system|
|International Classification||G06F15/80, G06F1/04, G06F1/08, G06F17/40|
|Cooperative Classification||G06F1/04, G06F15/8015, G06F1/08|
|European Classification||G06F17/40, G06F1/04, G06F15/80A1, G06F1/08|
|Jul 9, 1984||AS||Assignment|
Owner name: UNITED STATES OF AMERICA, AS REPRESENTED BY THE SE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:STELLO, SAMUEL L.;REEL/FRAME:004284/0423
Effective date: 19840629