|Publication number||USRE28385 E|
|Publication date||Apr 8, 1975|
|Filing date||Dec 4, 1972|
|Priority date||Mar 20, 1968|
|Publication number||US RE28385 E, US RE28385E, US-E-RE28385, USRE28385 E, USRE28385E|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (9), Referenced by (54), Classifications (21)|
|External Links: USPTO, USPTO Assignment, Espacenet|
April s, 1915 A. MAYER Re. 28,385
HETHOD OF TREATING SEMICONDUCTOR DEVICES Original Filed March 20, 1968 IIVYENTOR AT TORNEY United States Patent Re. 28,385 Reissued Apr. 8, 1975 28,385 METHOD OF TREATING SEMICONDUCTOR DEVICES Alfred Mayer, Plainfield, N..I., assignor to RCA Corporation Original No. 3,556,879, dated Jan. 19, 1971, Ser. No. 714,577, Mar. 20, 1968. Application for reissue Dec. 4, 1972, Ser. No. 311,774
Int. Cl. I-ltlll 7/36 U.S. Cl. 117-201 8 Claims Matter enclosed in heavy brackets appears in the original patent hut forms no part of this reissue specification; matter printed in italics indicates the additions made by reissue.
ABSTRACT OF THE DISCLOSURE The stability and minority carrier lifetime of a device comprising a semiconductor body covered by an insulating layer is improved by subjecting the insulating layer to an atmosphere including hydrogen chloride, while heating the device, so that a gradient is established for out-diffusion of certain deleterious metals from the device.
BACKGROUND OF THE INVENTION This invention relates to a method for treating semiconductor devices so as to improve one or more performance parameters thereof.
In the manufacture of semiconductor devices, it is common to employ an insulating layer comprising, e.g., silicon dioxide as a protective covering on the semiconductor surface. In the fabrication of metal-oxide-semiconductor field effect devices, a thin silicon dioxide layer is employed as a dielectric to provide capacitive coupling between a selected portion of the semiconductor surface and an overlying metal (gate) control electrode.
In such applications, it is important that the insulating layer be free of contaminants which produce instabilities in device behavior.
In particular, alkali metals such as sodium, potassium and calcium which find their way into the silicon dioxide layer causes development of a residual charge or polarization which tends to produce severe instability in the operating characteristics of metal-oxide-semiconductor devices. These alkali metals, when present in a silicon dioxide layer overlying a bipolar semiconductor device, cause the formation of thin surface inversion" layers which increase the device leakage characteristics and adversely affect other operating parameters.
Heavy metal impurities, such as gold, copper and iron act as trapping or recombination sites which seriously degrade minority carrier lifetime in the semiconductor material. This degradation of lifetime results in reduced gain and increased forward current dissipation in the device affected.
Prior art techniques for overcoming these contamination problems are directed to (i) methods for preventing the contaminants from initially entering the semiconductor device, and (ii) methods for removing the contaminants as close as possible to the termination of the device manufacturing process.
The former, or clean handling, methods require careful cleaning of all materials and equipment, and manufacturing and assembly operation to be carried out in a dust-free laminar flow atmosphere. These methods are effective, but cumbersome to employ and expensive because of the requirements for constant vigilance, contamination measurements and personnel indoctrination.
The latter methods involve various gettering and/or out-diffusion processes. A recently developed process, e.g., involves heat treatment with a phosphorus pentoxide glass disposed on the semiconductor surface, as described in U.S. Pat. No. 3,334,281. Such a treating process, however, results in the formation of a highly doped N type surface region which usually must be subsequently removed by etching. This is a relatively cumbersome process and is not suitable for the manufacture of devices having fine-line geometries.
Other impurity removal processes heretofore known involve heat treatment in the presence of nickel or nickel alloys. These processes are believed to improve minority carrier lifetime by reducing the number of recombination centers in the semiconductor material.
An object of the present invention is to provide a process for improving the performance characteristics of semiconductor devices by removing certain deleterious metals therefrom.
SUMMARY OF THE INVENTION The invention is applicable to a manufacturing process in which a layer of insulating material is formed on at least a part of an operating semiconductor region of an active semiconductor element. The invention relates to an improvement in which the insulating layer is exposed to an atmosphere comprising a hydro-gen halide. The semiconductor device is heated in the presence of the halide at a temperature suflicient to convert a deleterious metal in the device to the metal halide. The temperature is sufficient to volatilize the halide at the exposed surface of the insulating layer, so as to establish a gradient for outditfusion of the deleterious metal from the semiconductor device toward the exposed insulating layer surface.
IN THE DRAWING The drawing shows apparatus useful in practicing a preferred embodiment of the process described herein.
DETAILED DESCRIPTION The apparatus shown in the drawing comprises a generally cylindrical resistance furnace tube 1 provided with an inlet port 2 and an outlet port 3. A removable end cap 4 permits insertion and removal of the wafer boat assembly 5.
The furnace tube 1 may be heated by means of a resistance coil 6, the turns of which are heated by means of a source of electrical voltage (not shown). The boat assembly 5 has a quartz surface layer 7. Disposed on the quartz layer 7 are a number of semiconductor wafers 8 which may, e.g., comprise silicon.
Gas flow into the inlet port 2 is controlled by means of a nitrogen carrier gas source 9 and a control valve 10. The carrier gas from the source 9 passes through the control valve 10 and bubbles through a liquid solution 11 disposed in a suitable flask 12.
The liquid 11 preferably comprises an azeotropic or constant-boiling aqueous solution of hydrogen chloride, which is maintained at a temperature on the order of C. For this substance, the azeotropic concentration is approximately 20.24% hydrogen chloride by weight. The resultant hydrogen chloride/water vapor/nitrogen mixture enters the furnace tube 1 through the inlet port 2. The flow rate of this mixture is controlled by adjustment of the valve 10.
In order to protect the operator from any hydrogen chloride gas which may leave the outlet port 3, the outlet port is coupled to an aqueous suspension 13 of lime which is disposed in a suitable flask 14. The lime acts a a trap to remove any hydrogen chloride from the gas stream.
It is desirable to form a silicon dioxide layer 15 on each of the semiconductor wafers 8 simultaneously with the hydrogen chloride treatment. To accomplish this, the furnace tube 1 is heated to an oxidizing temperature in the range of 800 to 1300 C. The particular temperature employed will be determined primarily by the total thickness of the silicon dioxide layer desired. Oxidation of each wafer 8 is commenced by opening the valve 10 so that the gas mixture containing hydrogen chloride and water vapor enters the inlet port 2 and passes over the exposed surface of each wafer 8.
The water vapor in the gas stream rapidly reacts with the silicon surface of each wafer 8 to thermally form the silicon dioxide layer thereon. Initially, some slight etching of the silicon surface by the hydrogen chloride gas may occur, but etching will stop as soon as a thin initial silicon dioxide layer has been formed to protect the underlying silcon material.
If desired, the possibility of etching may be completely precluded by initially forming a thin silicon dioxide layer by passing oxygen or water vapor into the inlet port 2 by means of a path independent of the liquid 11. The nitrogen carrier gas 9 may then be bubbled through the liquid 11 to provide the desired hydrogen chloride/water vapor mixture at a time when each wafer 8 is protected by a thin initial silicon dioxide layer.
The oxidation process may be carried out in the manner shown in the drawing until the desired thickness of the silicon dioxide layer 15 has been grown. The treatment may be continued, after the desired thickness of silicon dioxide has been attained, by passing the hydrogen chloride/water vapor mixture over the silicon dioxide layer thereafter. Since the rate of growth of the oxide layer 15 decreases as the thickness of the oxide increases, this additional treatment will have only a small effect an oxide layer thickness.
It has been found that by applying hydrogen chloride in the manner described to a silicon dioxide layer during and/or after growth of the layer, the stability and minority :arrier lifetime of the resultant device is substantially improved.
For example, a silicon wafer was divided into two :ortions, both of which were lightly etched in a 10% sodium hydroxide solution and rinsed in hot distilled water. One portion was exposed to water vapor in the normal manner to grow a thermal silicon dioxide layer to 1 thickness of approximately 0.12 microns at a temperaure on the order of 1000 C. The other portion was exiosed to the water vapor/hydrogen chloride atmosphere lescribed above to grow a silicon dioxide layer of the :ame thickness at the same temperature. The wafer porions were annealed in a hydrogen atmosphere at elevated :emperatures in the conventional manner. An aluminum ayer was subsequently evaporated onto each silicon dixide layer and capacitance-voltage measurements were nade before and after exposure of each sample to a 10 'olt bias (between the aluminum layer and the semi- :onductor layer) at 300 C. for about one minute.
Each sample was then allowed to cool and the resultant hift in the capacitance-voltage characteristic was measired. The sample which was oxidized in the normal nanner showed a shift of greater than 22.5 volt, while he sample treated with hydrogen chloride according to the irocess described above showed a shift of less than 0.2 olt.
Other samples subjected to normal oxidation and oxidaion in the presence of hydrogen chloride according to the Il'OCfiSS described above, showed a minority carrier lifeime improvement (as measured by the storage time techiique) of a factor of 3 to 7 for the hydrogen chloride reated samples.
The substantial improvement realized by the hydrogen hloride treatment process according to the preferred emodiment of the invention is believed to be due to reacion of the hydrogen chloride with deleterious metals such is sodium, potassium, calcium (which causes residual harge or polarization) and gold, copper and iron (which educes minority carrier lifetime). The hydrogen chloride eacts with these, and possibly other, metals at the exiosed surface of the silicon dioxide layer to convert hem into the corresponding metal chlorides.
The resulting metal chlorides, being relatively volatile at the processing temperature, leave the silicon dioxide surface. This process establishes a gradient for out-diffusion of the metallic contaminants from the semiconductor wafer through the silicon dioxide layer, and from the exposed surface of the silicon dioxide layer into the surrounding atmosphere.
This out-diifusion reaction, i.e. conversion of the metal contaminants to the corresponding metal chlorides and volatilization of the chlorides at the exposed surface of the silicon dioxide layer, may be carried out at temperatures in the range of 600 to 1200 C.
Since the other halides of the metal contaminants are also volatile, other hydrogen halides may be used instead of hydrogen chloride. In the case where silicon dioxide is employed as the insulating material, hydrogen bromide and hydrogen iodide may be substituted for the hydrogen chloride. Hydrogen fluoride cannot be used in this case since it etches silicon dioxide.
In addition to utilizing silicon dioxide as the insulating or dielectric material disposed on the semiconductor wafer surface, other insulating materials which may be treated in accordance with the invention are Si N ,Al O SiO, Ta O Nb O HfO ZrO and combinations thereof.
The process described herein, by removing impurity centers from the insulating layer, improves the radiation resistance of the resultant device.
In addition to silicon, other semiconductor materials such as germanium, gallium arsenide, gallium phosphide and other Ill-V or II-VI semiconductor materials may be protected by an insulating layer and treated with a hydrogen halide in the manner described herein to improve the operating characteristics of the resultant device.
Rather than thermally growing the silicon dioxide or other insulating layer, the insulating layer may be pyrolytically deposited from the vapor phase. In such cases it is usually desirable to densify the pyrolytically deposited material by heat treatment. Where such a pyrolytic deposition process is employed, it is preferable to employ the hydrogen halide heat treatment process described herein after the insulating layer has been deposited but before it has been densified. The reason for this procedure is that the densified layer is less permeable to out-diffusion of the metallic contaminants to be removed, so that improved processing is obtained if the contaminants are removed by diffusion through the relatively permeable undensified insulating layer.
For example, silicon nitride may be pyrolytically deposited on a silicon substrate by vapor phase reaction of silane (SiH and ammonia (NH l at a temperature on the order of 500 to 700 C. The hydrogen chloride heat treatment described above may be carried out (in this case preferably in an atmosphere free of water vapor) at a temperature of 600  to 800 C. After the hydrogen chloride treatment is completed, or during hydrogen chloride treatment, the silicon nitride layer may be densified by heat treatment at a temperature on the order of 900 C.
Where, according to the preferred embodiment of the invention, a silicon wafer is subjected to a mixture of stream and hydrogen chloride to simultaneously oxidize and remove deleterious metal ingredients from the semiconductor wafer, the ratio of steam flow rate to hydrogen chloride flow rate is determined by the composition of the constant boiling or azeotropic hydrogen chloride aqueous solution.
What is claimed is:
1. In a process for manufacturing a semiconductor device, comprising the steps of:
providing a substrate of a semiconductor material and forming a layer of insulating material on a given surface of said substrate, said device including [iocluding] at least one deleterious metal ingredient,
the improvement comprising:
simultaneously with the forming of at least a portion of the insulating material layer exposing said layer to an atmosphere comprising a hydrogen halide; and heating said substrate to a temperature sufi'icient to convert [connect] said metal to the metal halide and to volatilize the halide at the exposed surface of said insulating layer, thereby establishing a gradient for outdiffusion of said metal from said device toward said exposed surface.
2. The improvement according to claim 1, wherein said layer comprises silicon dioxide and said atmosphere comprises hydrogen chloride, hydrogen bromide or hydrogen iodide.
3. The improvement according to claim 1, wherein said temperature is in the range of 600 to 1200 C.
4. The improvement according to claim 2, wherein said layer is formed by thermal oxidation of said semiconductor material.
5. The improvement according to claim 2, wherein at least a part of said oxidation is carried out by passing an atmosphere comprising steam and hydrogen chloride over said given surface.
6. A process for manufacturing a semiconductor device comprising the steps of:
providing a substrate of a semiconductor material;
pyrolytically depositing a non-densified layer of an insulating material on a surface of said substrate said device including at least one deleterious metal ingredient; exposing said layer to an atmosphere comprising a by drogen halide and heating said substrate to a temperature sufficient to convert said metal to the metal halide and to volatilize the halide at the exposed surface of said insulating layer, thereby establishing a gradient for out-ditfusion of said metal from said device toward said exposed surface; and then densifying said layer by heat treatment at a specific temperature.
7. In a method of thermally growing a silicon dioxide layer on the surface of a silicon material comprising the step of:
heating the silicon material to a temperature of between about 600 C. and 1200 C. in the presence of an oxidizing atmosphere; the improvement comprising the step of:
introducing into the oxidizing atmosphere at gaseous halogen substance selected from the group consisting of hydrogen chloride, hydrogen bromide, and hydrogen iodide to neutralize the electrical eflects of mobile ions in the silicon dioxide layer. 8. A method as defined in claim 7 in which the gaseous halogen substance is hydrogen chloride.
References Cited The following references, cited by the Examiner, are
of record in the patented file of this patent or the original CHARLES E. VAN HORN, Primary Examiner B. J. LEWRIS, Assistant Examiner US. Cl. X.R.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US2953486 *||Jun 1, 1959||Sep 20, 1960||Bell Telephone Labor Inc||Junction formation by thermal oxidation of semiconductive material|
|US3007820 *||Feb 26, 1960||Nov 7, 1961||Motorola Inc||Decontamination process|
|US3085033 *||Mar 8, 1960||Apr 9, 1963||Bell Telephone Labor Inc||Fabrication of semiconductor devices|
|US3162557 *||Dec 13, 1961||Dec 22, 1964||Ibm||Selective removal of impurities from semiconductor bodies|
|US3183128 *||Jun 11, 1962||May 11, 1965||Fairchild Camera Instr Co||Method of making field-effect transistors|
|US3243323 *||Sep 1, 1965||Mar 29, 1966||Motorola Inc||Gas etching|
|US3373051 *||Mar 16, 1967||Mar 12, 1968||Westinghouse Electric Corp||Use of halogens and hydrogen halides in insulating oxide and nitride deposits|
|US3518134 *||Aug 14, 1967||Jun 30, 1970||Stanford Research Inst||Gaseous etching of molybdenum|
|US3562033 *||Feb 12, 1968||Feb 9, 1971||Asea Ab||Method of doping silicon with group iii substance|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5529937 *||Jul 20, 1994||Jun 25, 1996||Semiconductor Energy Laboratory Co., Ltd.||Process for fabricating thin film transistor|
|US5843225 *||Jun 7, 1995||Dec 1, 1998||Semiconductor Energy Laboratory Co., Ltd.||Process for fabricating semiconductor and process for fabricating semiconductor device|
|US6140165||Sep 6, 1996||Oct 31, 2000||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device forming method|
|US6168980 *||Sep 26, 1996||Jan 2, 2001||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method for forming the same|
|US6180439||Jan 16, 1997||Jan 30, 2001||Semiconductor Energy Laboratory Co., Ltd.||Method for fabricating a semiconductor device|
|US6225152||Jan 20, 1999||May 1, 2001||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and fabrication method thereof|
|US6232621||Jun 17, 1999||May 15, 2001||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method of fabricating the same|
|US6316789||Feb 19, 1999||Nov 13, 2001||Semiconductor Energy Laboratory Co. Ltd.||Semiconductor device and method for producing the same|
|US6316810||Jul 9, 1999||Nov 13, 2001||Semiconductor Energy Laboratory Co., Ltd.||Display switch with double layered gate insulation and resinous interlayer dielectric|
|US6319761||Jul 21, 1997||Nov 20, 2001||Semiconductor Energy Laboratory Co., Ltd.||Method of fabricating a thin film transistor|
|US6376860||Apr 15, 1999||Apr 23, 2002||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device|
|US6413805||Jun 25, 1996||Jul 2, 2002||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device forming method|
|US6413842||May 4, 2001||Jul 2, 2002||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method of fabricating the same|
|US6455401||May 23, 2000||Sep 24, 2002||Semiconductor Energy Laboratory Co., Ltd.||Methodology for producing thin film semiconductor devices by crystallizing an amorphous film with crystallization promoting material, patterning the crystallized film, and then increasing the crystallinity with an irradiation|
|US6465287||Jan 16, 1997||Oct 15, 2002||Semiconductor Energy Laboratory Co., Ltd.||Method for fabricating a semiconductor device using a metal catalyst and high temperature crystallization|
|US6475840||Apr 1, 1997||Nov 5, 2002||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method for manufacturing the same|
|US6478263||Oct 28, 1999||Nov 12, 2002||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and its manufacturing method|
|US6501094||Jun 9, 1998||Dec 31, 2002||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device comprising a bottom gate type thin film transistor|
|US6504174||Mar 28, 2000||Jan 7, 2003||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method for fabricating the same|
|US6528358||Mar 28, 2000||Mar 4, 2003||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method for fabricating the same|
|US6528820||Jan 17, 1997||Mar 4, 2003||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method of fabricating same|
|US6541315||Feb 21, 2001||Apr 1, 2003||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and fabrication method thereof|
|US6610142||Nov 24, 1997||Aug 26, 2003||Semiconductor Energy Laboratory Co., Ltd.||Process for fabricating semiconductor and process for fabricating semiconductor device|
|US6713330||Jul 21, 1997||Mar 30, 2004||Semiconductor Energy Laboratory Co., Ltd.||Method of fabricating a thin film transistor|
|US6744069||Jan 17, 1997||Jun 1, 2004||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and its manufacturing method|
|US6791111||Dec 20, 2002||Sep 14, 2004||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device|
|US6875628||Mar 6, 1997||Apr 5, 2005||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and fabrication method of the same|
|US6924213||Sep 24, 2002||Aug 2, 2005||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and process for fabricating the same|
|US6987283||Jun 27, 2002||Jan 17, 2006||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device structure|
|US6997985||Dec 18, 1996||Feb 14, 2006||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor, semiconductor device, and method for fabricating the same|
|US7037811||Oct 31, 2000||May 2, 2006||Semiconductor Energy Laboratory Co., Ltd.||Method for fabricating a semiconductor device|
|US7056381||Jan 16, 1997||Jun 6, 2006||Semiconductor Energy Laboratory Co., Ltd.||Fabrication method of semiconductor device|
|US7056775||Jul 5, 2005||Jun 6, 2006||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and process for fabricating the same|
|US7078727||Jan 13, 2003||Jul 18, 2006||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and its manufacturing method|
|US7135741||Mar 24, 2000||Nov 14, 2006||Semiconductor Energy Laboratory Co., Ltd.||Method of manufacturing a semiconductor device|
|US7141491||Dec 19, 2005||Nov 28, 2006||Semiconductor Energy Laboratory Co., Ltd.||Method for fabricating a semiconductor device|
|US7173282||Jun 1, 2004||Feb 6, 2007||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device having a crystalline semiconductor film|
|US7192817||Aug 13, 2004||Mar 20, 2007||Semiconductor Energy Laboratory Co., Ltd.||Method for manufacturing a semiconductor device|
|US7329906||Dec 22, 2004||Feb 12, 2008||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method for forming the same|
|US7391051||Dec 30, 2005||Jun 24, 2008||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device forming method|
|US7416907||Jul 28, 2004||Aug 26, 2008||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method for forming the same|
|US7422630||Jun 5, 2006||Sep 9, 2008||Semiconductor Energy Laboratory Co., Ltd.||Fabrication method of semiconductor device|
|US7427780||Nov 14, 2003||Sep 23, 2008||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method of fabricating same|
|US7456056||Nov 6, 2002||Nov 25, 2008||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method for fabricating the same|
|US7675060||Feb 14, 2007||Mar 9, 2010||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method for producing it|
|US7679087||Aug 9, 2002||Mar 16, 2010||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor active region of TFTs having radial crystal grains through the whole area of the region|
|US7709837||Jul 10, 2006||May 4, 2010||Semiconductor Energy Laboratory Co., Ltd||Semiconductor device and its manufacturing method|
|US7943930||Jun 20, 2008||May 17, 2011||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device forming method|
|US7952097||Jul 31, 2001||May 31, 2011||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method of fabricating the same|
|US20010045559 *||Jul 31, 2001||Nov 29, 2001||Shunpei Yamazaki||Semiconductor device and method of fabricating the same|
|US20050003568 *||Jul 28, 2004||Jan 6, 2005||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method for forming the same|
|US20050012096 *||Aug 13, 2004||Jan 20, 2005||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method for producing it|
|US20050110091 *||Dec 22, 2004||May 26, 2005||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and method for forming the same|
|US20050245053 *||Jul 5, 2005||Nov 3, 2005||Semiconductor Energy Laboratory Co., Ltd.||Semiconductor device and process for fabricating the same|
|U.S. Classification||438/477, 427/399, 427/255.4, 148/DIG.600, 148/DIG.300, 148/DIG.118|
|International Classification||H01L21/322, H01L21/316, H01L23/29|
|Cooperative Classification||H01L21/02255, H01L23/291, H01L21/3221, H01L21/31662, H01L21/31683, H01L21/02238|
|European Classification||H01L23/29C, H01L21/02K2E2B2B2, H01L21/02K2E2J, H01L21/316C2B2, H01L21/316C3, H01L21/322B|