|Publication number||USRE31056 E|
|Application number||US 06/154,151|
|Publication date||Oct 12, 1982|
|Filing date||May 28, 1980|
|Priority date||Mar 23, 1977|
|Publication number||06154151, 154151, US RE31056 E, US RE31056E, US-E-RE31056, USRE31056 E, USRE31056E|
|Inventors||Yuk B. Chau, George Niu, Rudolph Staffelbach|
|Original Assignee||Fairchild Camera & Instrument Corp.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (2), Referenced by (56), Classifications (6), Legal Events (3)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention .Iaddend.
This invention is for high-speed testing circuitry particularly useful for the production testing of high-speed electronic devices. .Iadd.
Description of the Prior Art .Iaddend.
.[.It is similar to, but an improvement over that invention described and claimed in.]. U.S. Pat. No. 3,976,940, which was assigned to the assignee of the present invention.[.. This prior art patent.]..Iadd., .Iaddend.describes a computer-controlled testing circuit containing high-speed switching circuitry that applies two predetermined reference voltage levels, representing the two binary states, to an input terminal of an electronic device under test (DUT). When the testing circuit is connected to an output terminal of the DUT, the test stimuli signals produced by another identical testing circuit will produce two-level output signals from the DUT that are compared in the testing circuitry with signals predicted by the associated computer to detect functional errors.
This prior art test circuit materially advanced the state of the existing art by increasing the then upper limit testing frequency from approximately 5 MHz to a greatly improved 10 MHz.
.[.The circuitry of the present invention is a further improvement and is capable of functionally testing electronic devices at a rate of 30 MHz, as will be shown in greater detail hereinbelow..].
The high-speed testing circuit of the invention may be operated in any one of three modes. In its parametric testing mode, it merely provides an interconnection between the associated test system computer and one terminal of the device under test (DUT). In the stimulation mode, the high-speed test circuit may be connected to an input terminal of a DUT to provide input signals at any two of four voltage reference levels representing the two binary states, which signals are switched to and from those two states at signal frequencies up to 30 MHz without switching transients by a novel dual bridge drive circuit.
In its signal-receiving mode, the output signals from the .[.device.]. .Iadd.DUT.Iaddend., now being driven by input signals from another test circuit in its stimulation mode, are applied to a comparator which compares these signals with reference signals predicted and supplied by the associated test system computer.
A separate skew adjusting circuit having both coarse and fine adjustments is included in the stimulation circuitry for adjusting both lead and lag edges of the signal to align with the edges of test stimuli signals supplied by other associated testing circuits. A similar dual skew adjustment circuit is provided at the output of the comparator to compensate for the various propagation delays and to align the edges of the pulses from the comparator with those of other associated test circuits.
In the drawings which illustrate the preferred embodiment of the invention:
FIG. 1 is an overall block diagram of a circuit testing system which includes the testing circuit of the present invention;
FIG. 2 is a schematic diagram of the analog reference supply and skew adjusting circuits of FIG. 1;
FIG. 3 is a schematic diagram illustrating the drive circuit and the input-output select circuit of FIG. 1; and
FIG. 4 is a logic diagram of the comparator and the comparator skew adjustment circuit of FIG. 1.
Turning now to a detailed description of the invention, FIG. 1 is an overall block diagram illustrating the testing circuit 10 coupled between a test system computer 12 and a device under test (DUT) 14. In practice, one test circuit 10 is coupled to each terminal of the multi-terminal DUT 14 and is capable of being operated by the computer 12 in any one of three modes, depending upon whether the circuit 10 is coupled to a DUT input signal terminal, output signal terminal, or other various function or supply terminals. Thus, a DUT 14 having, for example, sixteen terminals or pins, would be tested in a fixture containing sixteen identical testing circuits 10 controlled by a single test system computer 12.
If, for example, the testing circuit 10 of FIG. 1 is coupled to a signal input terminal of DUT 14, the computer 12 which contains a stored program specifically written to test the particular DUT, will first close relay contact K1 to connect the test stimuli section of the circuit 10 to the DUT 14. This section includes an analog reference supply 16 which, in response to the program from computer 12, produces two levels of D.C. reference voltages designated VR0 and VR1, the low and high voltage levels of the pulse pattern to be applied to the DUT 14. The selected VR0 and VR1 voltage levels are applied to a driver circuit 18 which switches between the two voltage levels to produce a pattern of pulses in accordance with the data input or F input generated within the computer and transmitted by way of the data input line 20 to a skew adjusting circuit 22 which may be manually adjusted to align the leading and the lagging edges of the input signal to conform with leading and lagging edges of other associated circuits coupled to the DUT 14 and being operated in the test stimuli mode. The computer 12 also applies to the circuit 10 an input-output select signal which activates the I/O select circuit 24 which opens or closes a high-speed gate in the driver circuit 18 to either stop or admit the flow of data pulses into the DUT 14.
The circuit test system is also capable of performing parametric tests on the DUT 14. A parametric (or D.C.) test allows a voltage or current to be measured on any input or output pin of the DUT, while forcing a current or voltage simultaneously. This type of testing is performed by a precision measurement unit (PMU) 26 located within the test system computer 12. Parametric testing is essential for defining minimum parameters for semiconductor devices (as well as other types of circuits), such as saturation voltage, input leakage current, etc. When being operated in this mode, the computer 12 closes only the relay contact K2 so that the DUT 14 is coupled into the PMU unit 26 of the computer 12 via the conductor 28.
When the testing circuit 10 is coupled to a signal output terminal of the DUT 14, the computer 12 closes only relay contact K3 so that the DUT output signals that are generated in response to test stimuli signals from other testing circuits driven by the computer 12 will be applied directly to a comparator 30, which also receives the predicted signals from the computer 12 via the input line 32. In addition, a data input signal from the stimuli section of the circuit 10 is transmitted through a delay line 34 to the comparator .[.40.]. .Iadd.30.Iaddend.. The delay in the delay line 34 is calculated to be substantially equal to the propagation losses through the driver circuit 18 and portions of the comparator circuit 30 and the delayed signals are used to switch the output signals of the comparator in accordance with the input data applied to the DUT 14. At the output of the comparator 30 is a skew adjusting circuit 36 which is identical with and similar in operation to the circuit 22. The output of the skew adjusting circuit 36 is applied back into the test system computer 12 which registers either acceptance or rejection of the DUT 14.
FIG. 2 illustrates in better detail the analog reference supply 16 and skew adjustment circuit 22 of FIG. 1.
The function of the analog reference supply 16 is to provide a pair of D.C. output signals, VR0 and VR1, representing the two binary voltage levels of the pulse train that will be applied to the device under test. DUT 14 may contain TTL, ECL, or FET circuitry, each of which must be tested with pulses having various voltage levels. Therefore, the reference supply 16 must be capable of providing those levels as dictated by the program of the computer 12. The actual voltage levels are produced by the test system computer and two pairs of high and low reference voltages are introduced to the input terminals of a multiplex switch circuit 40 shown by dashed lines within the analog reference supply 16 of FIG. 2. Thus, two different voltage level signals representing the reference voltages VR1 and two representing VR0 are applied from the computer to the input terminals 42, 43 and 44 and 45, respectively. The selection of the appropriate VR1 and VR0 signal is made by the computer by applying an excitation signal to the input terminals 46 and 48. Therefore, appropriate excitation of the multiplex circuit 40 by the system test computer 12 will produce output voltage levels from the multiplex switch 40 that are of a constant level and are without switching transients or glitches that are inherent during normal voltage switching operations. In operation, therefore, while the multiplex switch 40 is connected to output one pair of voltage levels, the test computer will apply the next voltage levels to be used in the test, thus providing a settling time and a resulting elimination of switching glitches.
The selected voltage levels VR0 and VR1 are applied to the reference supply circuitry 50 and 52. In FIG. 2, the circuitry 52 is shown as an amplifier and is identical with the circuitry 50 which is illustrated in detail within the dashed section in the analog reference supply 16 of FIG. 2. Thus, the following description of the circuitry 50 is intended to also apply to the circuitry 52.
One output of the multiplexing switch 40 is applied through a 10K resistor 54 to the non-inverting input terminal of a fast unity gain operational amplifier 56 coupled between a +12 volt and a -10 volt power source. The output of amplifier 56 drives a voltage following current buffer circuit capable of generating an output of approximately 20 ma. at the same voltage level as that applied to the reference supply 16 by the system computer 12. In the embodiment illustrated, the current buffer includes a balanced circuit containing an NPN transistor 58 in series with a PNP transistor 60. The collector of transistor 58 is coupled through suitable resistance to the positive 12-volt source and the collector of the transistor 60 is coupled through an identical resistor to the negative 10-volt source. The emitters of transistors 58 and 60 are connected together through a pair of matched resistors in a push-pull configuration, the interconnection point of which is coupled to the output line of the reference supply circuitry 50.
The base of transistor 58 is coupled to the positive voltage source through a resistor 62 and to the output terminal of the amplifier 56 through a forward biased diode 64. Similarly, the base of transistor 60 is connected to the negative voltage source through a resistor 66 which is identical in value to resistor 62, and is also connected to the cathode of a diode 68, the anode of which is coupled to the output of the amplifier 56. The output of amplifier 56 is coupled through a capacitor 70 to the output line of the circuit 50, and the output line of circuit 50 is also coupled to provide feed-back to the inverting terminal of the amplifier 56. Thus, the voltage level applied to the multiplexing switch from the system computer is duplicated by the amplifier 56, the output of which controls the gating of the transistors 58 and 60 so that the circuit output line, which is centered between the emitters of the two transistors 58 and 60, will be at an identical potential level, VR1.
Similarly, the circuitry 52 provides a VR0 signal at a level dictated by the system computer. Both the VR0 and the VR1 voltage levels are then applied to the driver circuit 18 which, in effect, operates as a single-pole double-throw switch that is toggled at a rate of up to 30 MHz by the data input, hereafter designated F, from the test system computer 12.
It will be appreciated that many devices to be tested by the testing circuitry of the invention may require several simultaneous test stimuli signals from other testing circuits incorporated in the circuit testing system and that it is essential that adjusting means are provided for assuring that all test stimuli signals are properly timed so that all leading and trailing edges of all test stimuli signals applied to the DUT 14 are in proper correspondence and alignment. Therefore, the F signals provided by the system computer 12 are applied to a skew adjustment circuit 22, such as that shown in detail within the dashed line 22 of FIG. 2. The skew circuit illustrated in FIG. 2 is similar to that described and claimed in the aforesaid U.S. Pat. No. 3,976,940, except that the improved skew adjustment circuit of the present invention has both coarse and fine skew adjustment provisions, whereas, the aforementioned patent describes only a fine skew adjustment means. The skew adjustment circuit permits independent adjustment of the leading and trailing edge delay of F data as it propagates from the input lines from the system computer 12 to the DUT 14.
The F input data signals from the system computer 12 are coupled to the non-inverting and the inverting inputs of an amplifier 72 which, because of the very high speeds involved, is preferably a high-speed differential amplifier often referred to as a line receiver. The inverting output terminal of amplifier 72 is coupled to a -5.2 volt supply through a variable resistor 75 and the non-inverting output of the amplifier is coupled to the negative source through an identical variable resistor 76. Varying of the resistor 74 will advance or delay the trailing edge of the F data and varying the value of resistor 76 will advance or delay the leading edge of the F data.
The non-inverting output of amplifier 72 is connected to the non-inverting input of a similar amplifier 78 through series resistors 80 and 82, the junction of which is connected through a small capacitor 84 to ground reference. Similarly, the inverting output of amplifier 72 is coupled to the inverting input of amplifier 78 through series resistors 86 and 88, the interconnection of which is coupled to ground through a small capacitor 89.
The inverting output of the amplifier 78 is connected directly to one terminal of a single-pole double-throw switch 90, while the non-inverting output of the amplifier 78 is connected through a NOR-gate 91 to the second terminal of the single-pole double-throw switch 90. NOR-gate 91 is preferably a high-speed ECL circuit that will provide a propagation delay of between one and one-half and two nanoseconds and, when incorporated into the circuit by switch 90, provides a coarse adjustment to the skew adjustment circuit 22. Thus, adjustment of the potentiometers 74 and 76 will provide a smooth and fine adjustment of approximately two nanoseconds to the leading and trailing edges of the F data signal, while the addition of the NOR-gate 91 of the circuit will add an additional step adjustment of approximately two nanoseconds.
The output of the skew adjustment circuit is applied to the input of an OR/NOR gate 92, the output signals of which are then applied to an amplifier 93, the output of amplifier 93 being applied to the driver circuit 18, as illustrated in FIG. 2. The skew adjusted F data signals are also sampled at the output of the OR/NOR gate 92 and applied through an amplifier 94 to a time delay circuit 34, the output of which is applied to the comparator circuit 30, as will be subsequently described.
FIG. 3 includes detailed schematic diagrams of the driver circuit 18 and the input/output select circuit 24, as previously mentioned in connection with FIG. 1. As shown in FIG. 3, the F data signals produced at the output of the skew adjustment circuit 22 of FIG. 2, is applied to the F and .[.F.]. .Iadd.F .Iaddend.input terminals, and the two voltage level signals produced by the analog reference supply 16 of FIG. 2 are applied to the VR0 and VR1 input terminals of the driver circuit 18 of FIG. 3.
The driver circuit 18 includes two diode bridge circuits 98 and 100 operated as high-speed switches. The interconnected diode anodes in the bridge 98 are connected to the collector of a PNP transistor 102 and the interconnected anodes in the bridge 100 are connected to the collector of an identical PNP transistor 104. The emitters of transistors 102 and 104 are connected together through balanced series resistors, the interconnecting point of which is connected to the collector of a PNP transistor 106, the emitter of which is connected through a low value resistor to VCC, a source of positive voltage, the interconnected diode cathodes in the bridge 98 are connected to the collector of NPN transistor 108 and the interconnected cathodes in the diode bridge 100 are connected to the collector of an identical NPN transistor 110. The emitters of transistors 108 and 110 are connected together through balanced series resistors and to the collector of NPN transistor 112, the emitter of which is connected to the -VEE supply through a suitable resistor to provide a constant current source for the differential pair. One side of the diode bridge 98 is connected to the VR0 input terminal and the corresponding input of the diode bridge 100 is connected to the VR1 input terminal. Characteristics of bridge networks of the type described herein are that the bridge is self-balancing, it is self-compensating as a function of temperature, and has the ability to operate as a floating network. Thus, if current is permitted to flow through one diode bridge, such as a current flow through transistor 102, diode bridge 98, and transistor 108, a voltage level applied to the VR0 input corner of the bridge will be duplicated at the opposite corner and to the output line 114. Thus, the terminals of bridges 98 and 100 that are symmetrically opposite the terminals to which are applied the VR0 and VR1 signal levels, are connected together and to the output line 114 of the bridge switching circuit.
The bridges 98 and 100 are actuated by a current flow through their associated transistor switches. Thus, when transistors 102 and 108 are conductive, current will flow through the bridge 98 and a voltage will be produced on the output line that precisely corresponds to the voltage level applied to VR0 input terminal. Conversely, switching to the high pulse level will switch off transistors 102 and 108 and will render transistors 104 and 110 conductive to permit a flow of current through the bridge 100 and so that the VR1 voltage applied to the bridge will be translated to the output line 114.
It will be appreciated that the two F data input signals were adjusted and amplified in high-speed ECL circuit components which typically produced a high level output voltage of approximately -0.8 volts and a low level output voltage of approximately -1.7 volts. Since these ECL level swings must drive switching transistors in the drive circuit 18, it is first necessary to apply these signals to a signal translator which will convert the levels to those suitable for the switching operations. Therefore, the F input terminal of the drive circuit 18 is connected to the anode of a Zener diode 116 and the .[.F.]. .Iadd.F .Iaddend.input terminal is connected to the anode of a Zener diode 118. Zener diodes 116 and 118 are carefully matched, each having a Zener voltage of preferably 8.2 volts. The cathode of Zener diode 116 is connected through a resistor 120 to the +12 volt VCC supply and the cathode of Zener diode 118 is coupled through an identical resistor 122 to the positive supply. The anode of Zener diode 116 is connected to the anode of a .[.diode.]. .Iadd.pair of similar diodes .Iaddend.124 .[., the cathode of which is.]. connected in series .[.with a similar diode.]. and through a resistor 126 to a -10 volt supply. Similarly, the anode of Zener diode 118 is coupled through two diodes in series 128 and through resistor 130 to the negative supply. .Iadd.Resistors 120 and 126 are substantially identical to resistors 122 and 130, respectively. .Iaddend.The cathode of Zener diode 116 is also coupled through a resistor to the base of PNP transistor 102 and the cathode of Zener diode 118 is coupled through a similar resistor to the base of PNP transistor 104. The base of NPN transistor 110 is coupled through a resistor to the point interconnecting the resistor 126 with the series diodes 125 and the base of NPN transistor 108 is coupled through an identical resistor to the junction of resistor 130 and the diode pair 128.
The matched Zener diodes 116 and 118, together with their associated series resistors, form the signal translator that translates the ECL levels applied to the F and .[.F.]. .Iadd.F .Iaddend.input terminals into voltage levels suitable for switching the transistors 102, 104, 108 and 110. An example of the operation of the signal translator is as follows: Assume a high level ECL input is applied to the input terminals so that the voltage level appearing at the F terminal may be -0.8 and at the .[.F.]. .Iadd.F .Iaddend.terminal, -1.7. There is a normal current flow through each signal translator circuit between the +12 volt and -10 volt supplies and there is a constant 8.2 volt drop across each Zener 116 and 118. Therefore, a -0.8 volt signal appearing on the anode of the Zener diode 116 will be translated to a +7.4 volt level at the cathode of Zener diode 116. Similarly, a -1.7 volt applied to the anode of Zener diode 118 will be raised to the level of +6.5 volts at the cathode. In the example, a potential of 7.4 volts is now applied to the base of .[.NPN.]. .Iadd.PNP .Iaddend.transistor 102 and 6.5 volts is applied to the base of .[.NPN transistor 102 and 6.5 volts is applied to the base of NPN.]. .Iadd.PNP .Iaddend.transistor 104, thereby turning on transistor 104 and turning off transistor 102.
Two pairs of series diodes 124 and 128 provide a 1.2 volt drop below that applied to the input terminals. Thus, in the example of the operation of the circuit, the -0.8 volt signal at the F terminal will drop to -2 volts across the diodes 124 and this level will be applied to the base of the NPN transistor 110. The -1.7 volts applied to the .[.F.]. .Iadd.F .Iaddend.input terminal will similarly be lowered to .[.-3.9.]. .Iadd.2.9 .Iaddend.volts at the base of NPN transistor 108. Thus, transistor 108 will be turned off and transistor 110 will turn on. The flow of current through the constant current source transistor 106, switching transistor 104, bridge 100, transistor 110 and the constant current source transistor 112 will therefore enable the bridge 100 so that the VR1 signal applied to the bridge will be repeated as VR1 on the output line 114.
When the data input is switched, the F input, previously at -0.8 volts, will drop to -1.7 volts and the .[.F.]. .Iadd.F .Iaddend.input will switch from the -1.7 volts to -0.8 volts. The translator diodes having a Zener voltage of 8.2 volts will then translate these data input signals so that the .[.F.]. .Iadd.F .Iaddend.input of .Iadd.-.Iaddend.0.8 volts will apply +7.4 volts to the base of transistor .[.102.]. .Iadd.104 .Iaddend.and the F input of -1.7 volts will be translated to +6.5 volts and applied to the base of transistor .[.104.]. .Iadd.102.Iaddend.. Thus, transistor 102 will turn on and transistor 104 will turn off. Similarly, the two pairs of diodes 124 and 128 will further drop the data input voltage levels by 1.2 volts to apply -2.0 volts to the base of NPN transistor .[.110.]. .Iadd.108 .Iaddend.and .[.-3.9.]. .Iadd.-2.9 .Iaddend.volts to the base of transistor .[.108.]. .Iadd.110 .Iaddend.thereby turning on transistor 108 and turning off transistor 110. Current now no longer flows through the branch containing diode bridge 100 and the VR1 voltage level applied to the bridge 100 is not translated to the output line. Instead, bridge 98 is conducting and the VR0 level applied to that bridge now is repeated on line 114. As the input data is switched on the F and .[.F.]. .Iadd.F .Iaddend.input terminals, the current flow through the bridges 98 and 100 will be similarly switched and are capable of being switched at extremely high speeds to produce a train of output pulses that will provide test stimuli signals of up to 30 MHz to the DUT 14.
The output of the bridge switching circuit in the driver circuit 18 is applied via output conductor 114 and through an output impedance matching potentiometer 131 to the interconnected source terminals of two parallel connected double-diffused N-channel enhancement-type field effect DMOS transistors 132 and 134 which are operated as extremely high-speed switches to switch the data signal on or off to the DUT 14. Therefore, the drain terminals of DMOS transistors 132 and 134 are coupled together and to one contact of the switch K1, and the gate terminals of the DMOS transistors are coupled together for control by the input-output select circuit 24.
The input-output select circuit 24 is controlled by the test system computer 12 which applies signals to the input terminals 136 and 138 of the circuit 24. Terminal 136 is coupled to the non-inverting input terminal of an amplifier 140 which, because of the high switching speed requirement, should be an ECL circuit, such as the type often designated as a line receiver. Similarly, the terminal 138 is applied to the inverting input terminal of the amplifier 140. Because the output signals from the amplifier 140 are at the ECL levels and not suitable for the control of the following transistor circuit, the output signals are applied through a signal translator similar to that described in connection with the driver circuit 18. Therefore, the non-inverting output of amplifier 140 is applied through a Zener diode 142 to the base of NPN transistor 144 and the inverting output of amplifier 140 is applied through an identical matched Zener diode 146 to the base of NPN transistor 148. The base of transistor 148 is coupled to the -10 volt supply through a resistor 150 and the base of transisor 144 is coupled to the negative supply through an identical resistance 152. The emitters of transistors 144 and 148 are connected together and to the negative supply through a resistor 154 which forms a constant current source for the differential transistor pair 144 and .[.150.]. .Iadd.148.Iaddend.. The collector of transistor 148 is connected to a +18 volt supply through a series-connected resistor 158 and choke 156 which functions to speed up the driving signals to the gates of the DMOS transistors 132 and 134. The collector of transistor 148 is also connected to the interconnected gate terminals of the DMOS switching transistors 132 and 134. The collector of transistor 144 is connected to the anode of a 16 volt Zener diode 160, the cathode of which is coupled to the +18 volt supply. The purpose of the Zener diode 160 is to balance the ON/OFF current through transistors 144 and 148. When transistor 144 is conducting, current flows from the +18 volt supply to the -10 volt supply through Zener diode 160, transistor 144 and resistor 154. When transistor 144 is suddenly switched off and transistor 148 is switched on, the same amount of current will flow through resistance 158, choke 156, transistor 148 and the 100-ohm .[.resistance.]. .Iadd.resistor 154.Iaddend.. Thus, there is no current change between on and off state, and voltage spikes due to current changes will be materially reduced.
In operation, when a high signal is applied to the input terminal 136, a corresponding high signal will be produced at the non-inverting output of amplifier 140 and will be applied to the base of transistor 144 to render that transistor conductive. Simultaneously, with the switching on of transistor 144, transistor 148 is switched off, thus applying a high voltage to the collector of transistor 148 and the interconnected gate terminals of the switching transistors 132 and 134, thereby rendering those transistors conductive. When the input signals to terminals 136 and 138 are switched to their opposite state, the higher level signal now on terminal 138 will be applied through amplifier 140 and across the signal translator Zener diode 146 to apply the higher level signal to the base of transistor 148. Transistor 148 is thereby turned on and transistor 144 is turned off. The collector of the conducting transistor 148 is now at a negative potential and this level is applied to the gates of the DMOS transistors 132 and 134 to render them non-conductive, thus opening the input-output switch to the DUT 14.
FIG. 4 contains a detailed block diagram of the comparator 30 of FIG. 1 and a schematic diagram of the associated skew adjustment circuit 36.
The comparator 30 receives input signals from the system computer 12 and applies them to the multiplexing switch 162 which is identical with the multiplexing switch 40 previously described in connection with the analog reference supply 16 of FIG. 2. The computer introduces D.C. signal levels representing two high and two low voltage levels to input terminals 164 and 166, respectively, and level-selecting signals to input terminals 168. The two output levels from the multiplexing switch 162 are applied to the inverting inputs of comparators 170 and 172, while input signals from the DUT 14 are transmitted through the switch K3 to both of the non-inverting input terminals of the comparators 170 and 172. Comparators 170 and 172 are readily available on the commercial market, and one such comparator that is suitable for use in the comparator circuit is the type Am687 manufactured by Advanced Micro Devices of Sunnyvale, California.
The outputs of the comparators 170 and 172 are applied to the input terminals of amplifiers 174 and 176, respectively, and the output of these amplifiers are applied to the input terminals of a multiplexer, shown within the dashed line 178. The multiplexer 178 is also a commercially available item and may, for example, be a Motorola MECL 10134 multiplexer with latch. Multiplexer 178 receives an additional input from the delay circuit 34 of FIGS. 1 and 2, which samples the F data signals and delays them by an amount equal to the propagation delays in the testing circuit. The multiplexer 178 then switches between the output levels of amplifier 174 and 176 at a rate controlled by the delayed F data. The output of the comparator 30 is, therefore, a high frequency signal similar to the test stimuli signals but at levels determined by the quality of the device under test.
It will be appreciated that a typical DUT 14 may produce several output signals in response to one or more test stimuli, and because of the very high frequency of the signals and the various propagation delays through the various circuits, it is probable that the several output signals will not be properly aligned with each other when returned to the computer 12. Therefore, the output of the comparator 30 is applied to a skew adjustment circuit 36, as shown in FIG. 4. It will be noted that the circuit 36 of FIG. 4 is identical with the coarse and fine skew adjustment circuit 22 of FIG. 2; it is therefore deemed unnecessary to describe this circuit 36 in detail.
The output of the skew adjusting circuit 36 is then buffered with an ECL gate 180 and applied back to the computer through terminals 182 for a quality determination of the device under test.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3227889 *||Dec 15, 1961||Jan 4, 1966||Gen Electric||D. c. to a. c. transistor converters|
|US3976940 *||Feb 25, 1975||Aug 24, 1976||Fairchild Camera And Instrument Corporation||Testing circuit|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US4744084||Jul 8, 1987||May 10, 1988||Mentor Graphics Corporation||Hardware modeling system and method for simulating portions of electrical circuits|
|US4937827 *||Jul 25, 1989||Jun 26, 1990||Mentor Graphics Corporation||Circuit verification accessory|
|US5056094 *||Jun 9, 1989||Oct 8, 1991||Texas Instruments Incorporated||Delay fault testing method and apparatus|
|US5086271 *||Jan 12, 1990||Feb 4, 1992||Reliability Incorporated||Driver system and distributed transmission line network for driving devices under test|
|US5225775 *||Feb 1, 1991||Jul 6, 1993||Advantest Corporation||Ic testing device for permitting adjustment of timing of a test signal|
|US5321842 *||Jan 13, 1990||Jun 14, 1994||At&T Bell Laboratories||Three-state driver with feedback-controlled switching|
|US5377202 *||May 3, 1993||Dec 27, 1994||Raytheon Company||Method and apparatus for limiting pin driver offset voltages|
|US5384784 *||Aug 27, 1991||Jan 24, 1995||Mitsubishi Denki Kabushiki Kaisha||Semiconductor memory device comprising a test circuit and a method of operation thereof|
|US5390194 *||Nov 17, 1993||Feb 14, 1995||Grumman Aerospace Corporation||ATG test station|
|US5459738 *||Jan 26, 1994||Oct 17, 1995||Watari; Hiromichi||Apparatus and method for digital circuit testing|
|US5461310 *||Jun 28, 1994||Oct 24, 1995||Schlumberger Technologies, Inc.||Automatic test equipment system using pin slice architecture|
|US5477139 *||May 13, 1993||Dec 19, 1995||Schlumberger Technologies, Inc.||Event sequencer for automatic test equipment|
|US5696773 *||Apr 25, 1996||Dec 9, 1997||Credence Systems Corporation||Apparatus for performing logic and leakage current tests on a digital logic circuit|
|US5842155 *||May 3, 1993||Nov 24, 1998||Fairchild Semiconductor Corp.||Method and apparatus for adjusting pin driver charging and discharging current|
|US6429677||Feb 10, 2000||Aug 6, 2002||International Business Machines Corporation||Method and apparatus for characterization of gate dielectrics|
|US6490641||Nov 29, 2001||Dec 3, 2002||Texas Instruments Incorporated||Addressable shadow port circuit|
|US6611934||Jul 3, 2001||Aug 26, 2003||Texas Instruments Incorporated||Boundary scan test cell circuit|
|US6675333||Nov 21, 2000||Jan 6, 2004||Texas Instruments Incorporated||Integrated circuit with serial I/O controller|
|US6727722||Apr 16, 2001||Apr 27, 2004||Texas Instruments Incorporated||Process of testing a semiconductor wafer of IC dies|
|US6728915||Jan 10, 2001||Apr 27, 2004||Texas Instruments Incorporated||IC with shared scan cells selectively connected in scan path|
|US6763485||Apr 2, 2002||Jul 13, 2004||Texas Instruments Incorporated||Position independent testing of circuits|
|US6769080||Mar 9, 2001||Jul 27, 2004||Texas Instruments Incorporated||Scan circuit low power adapter with counter|
|US6813738||Oct 25, 2002||Nov 2, 2004||Texas Instruments Incorporated||IC test cell with memory output connected to input multiplexer|
|US6898544||Apr 6, 2004||May 24, 2005||Texas Instruments Incorporated||Instruction register and access port gated clock for scan cells|
|US6954079 *||Jun 17, 2003||Oct 11, 2005||Renesas Technology Corp.||Interface circuit coupling semiconductor test apparatus with tested semiconductor device|
|US6959408||Aug 27, 2003||Oct 25, 2005||Texas Instruments Incorporated||IC with serial scan path, protocol memory, and event circuit|
|US6975980||Jun 14, 2002||Dec 13, 2005||Texas Instruments Incorporated||Hierarchical linking module connection to access ports of embedded cores|
|US6990620||Oct 21, 2003||Jan 24, 2006||Texas Instruments Incorporated||Scanning a protocol signal into an IC for performing a circuit operation|
|US6996761||Oct 20, 2003||Feb 7, 2006||Texas Instruments Incorporated||IC with protocol selection memory coupled to serial scan path|
|US7058862||May 24, 2001||Jun 6, 2006||Texas Instruments Incorporated||Selecting different 1149.1 TAP domains from update-IR state|
|US7058871||Oct 22, 2003||Jun 6, 2006||Texas Instruments Incorporated||Circuit with expected data memory coupled to serial input lead|
|US7061227 *||Jun 29, 2004||Jun 13, 2006||Infineon Technologies Ag||Apparatus and method for calibrating a semiconductor test system|
|US7233599 *||Mar 6, 2002||Jun 19, 2007||Patentica Ip Ltd||Interface device with stored data on transmission lines characteristics|
|US7617064 *||Apr 12, 2006||Nov 10, 2009||Analog Devices, Inc.||Self-test circuit for high-definition multimedia interface integrated circuits|
|US7706996 *||Apr 13, 2007||Apr 27, 2010||Altera Corporation||Write-side calibration for data interface|
|US7706999 *||May 31, 2007||Apr 27, 2010||Princeton Technology Corporation||Circuit testing apparatus|
|US7774154 *||Jun 8, 2007||Aug 10, 2010||Advantest Corporation||Test unit and test apparatus|
|US7809517 *||Sep 7, 2007||Oct 5, 2010||National Semiconductor Corporation||Apparatus and method for measuring phase noise/jitter in devices under test|
|US8014968 *||Sep 25, 2009||Sep 6, 2011||Analog Devices, Inc.||Self-test circuit for high-definition multimedia interface integrated circuits|
|US8037371||May 14, 2007||Oct 11, 2011||National Semiconductor Corporation||Apparatus and method for testing high-speed serial transmitters and other devices|
|US8295182||Jul 2, 2008||Oct 23, 2012||Credence Systems Corporation||Routed event test system and method|
|US8896332 *||Dec 9, 2011||Nov 25, 2014||Advantest Corporation||Test apparatus with voltage margin test|
|US20020131438 *||Mar 6, 2002||Sep 19, 2002||Deas Alexander Roger||Interface device with stored data on transmission lines characteristics|
|US20040113642 *||Jun 17, 2003||Jun 17, 2004||Renesas Technology Corp.||Interface circuit coupling semiconductor test apparatus with tested semiconductor device|
|US20050024059 *||Jun 29, 2004||Feb 3, 2005||Infineon Technologies Ag||Apparatus and method for calibrating a semiconductor test system|
|US20060274563 *||Apr 12, 2006||Dec 7, 2006||Stakely Barry L||Self-test circuit for high-definition multimedia interface integrated circuits|
|US20070277071 *||Apr 13, 2007||Nov 29, 2007||Altera Corporation||Write-Side Calibration for Data Interface|
|US20080243409 *||May 31, 2007||Oct 2, 2008||Princeton Technology Corporation||Circuit testing apparatus|
|US20080281538 *||Jun 8, 2007||Nov 13, 2008||Norimasa Sato||Test unit and test apparatus|
|US20090076761 *||Jul 2, 2008||Mar 19, 2009||Credence Systems Corporation||Routed event test system and method|
|US20100023825 *||Sep 25, 2009||Jan 28, 2010||Analog Devices, Inc.||Self-test circuit for high-definition multimedia interface integrated circuits|
|US20130147499 *||Dec 9, 2011||Jun 13, 2013||Advantest Corporation||Test apparatus and test method|
|US20140136148 *||Nov 15, 2012||May 15, 2014||Microsoft Corporation||Automatic determination of device specific interoperability|
|EP0149048A1 *||Nov 14, 1984||Jul 24, 1985||International Business Machines Corporation||Method and apparatus for testing semiconductor devices|
|WO1985003149A1 *||Dec 31, 1984||Jul 18, 1985||Burroughs Corporation||Programmable digital signal testing system|
|WO1995014263A1 *||Nov 9, 1994||May 26, 1995||Grumman Aerospace Corporation||Atg test station|
|U.S. Classification||714/700, 714/736, 714/724|
|Nov 16, 1987||AS||Assignment|
Owner name: SCHLUMBERGER SYSTEMS AND SERVICES, INC., 1259 OAKM
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST.;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:004821/0860
Effective date: 19871007
|Aug 5, 1996||AS||Assignment|
Owner name: NATIONAL SEMICONDUCTOR CORPORATION, CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FAIRCHILD SEMICONDUCTOR CORPORATION;REEL/FRAME:008059/0846
Effective date: 19960726
|Aug 30, 1999||AS||Assignment|
Owner name: SCHLUMBERGER SYSTEMS AND SERVICES, INC., CALIFORNI
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:NATIONAL SEMICONDUCTOR CORPORATION;REEL/FRAME:010197/0380
Effective date: 19990823