Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUSRE33261 E
Publication typeGrant
Application numberUS 07/319,783
Publication dateJul 10, 1990
Filing dateMar 2, 1989
Priority dateJul 3, 1984
Publication number07319783, 319783, US RE33261 E, US RE33261E, US-E-RE33261, USRE33261 E, USRE33261E
InventorsDavid A. Baglee, Ronald Parker
Original AssigneeTexas Instruments, Incorporated
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Trench capacitor for high density dynamic RAM
US RE33261 E
Abstract
A dynamic one-transistor read/write memory cell employs a trench capacitor to increase the magnitude of the stored charge. The trench is etched into the silicon surface at a diffused N+ capacitor region similar to the N+ bit line, then thick oxide is grown over the bit line and over the capacitor region, but not in the trench; a partial etch followed by regrowth of oxide is used prior to the final etch for most of the depth of the trench, to thereby reduce the effect of undercut. The upper plate of the capacitor is a polysilicon layer extending into the trench and also forming field plate isolation over the face of the silicon bar. A refractory metal word line forms the gate of the access transistor at a hole in the polysilicon field plate.
Images(3)
Previous page
Next page
Claims(8)
What is claimed:
1. A dynamic memory cell formed in a face of a semiconductor body, said cell comprising:
an access transistor having a source-to-drain path at a channel area of said face, and a metal gate over said channel area separated therefrom by a thin gate oxide;
a bit line including an elongated N+ region of said face, the drain of said transistor being an edge of said N+ region;
a metal word line extending along said face perpendicular to said bit line, said metal gate being a part of said word line;
said N+ region of said bit line being insulated from said word line by thick thermal field oxide overlying said bit line;
a capacitor area at said face including a trench etched into said face and N+ region surrounding said trench, with a thick thermal field oxide overlying said N+ region;
a region of thermal field oxide encircling said trench inset into said N+ region surrounding said trench,
a field plate including a conductive layer covering said face overlying said capacitor area, said bit line and all areas except said channel area of said transistor, and extending down into said trench to provide the upper plate of the capacitor, insulated from the silicon in said trench by a thin oxide.
2. A memory cell according to claim 1 wherein said field plate is insulated from said face in areas except said capacitor area and said bit line by a layer of oxide and a layer of silicon nitride.
3. A memory cell according to claim 1 wherein said capacitor area is spaced laterally along said face from said drain region by said channel area, and said N+ region in said capacitor area forms the source of said transistor.
4. A memory cell according to claim 1 wherein said field oxide over said bit line is about the same thickness as the field oxide in said capacitor area.
5. A memory cell according to claim 1 wherein a coating of insulator over said field plate fills said trench to provide a level surface for said metal word line.
6. A memory cell according to claim 1 wherein the width of said trench is no more than about one micron and the depth of the trench is at least about twice the width.
7. A memory cell according to claim 1 wherein said body is P type silicon, said metal word line is molybdenum, and said conductive layer is polysilicon. .Iadd.
8. A dynamic memory cell formed in a face of a semiconductor body, said cell comprising:
an access transistor having a source-to-drain path at a channel area of said face, and a gate over said channel area separated therefrom by a thin gate oxide;
a bit line including an elongated N+ region of said face, the drain of said transistor being an edge of said N+ region;
a word line extending along said face perpendicular to said bit line, said gate being a part of said word line;
said N+ region of said bit line being insulated from said word line by thick thermal field oxide overlying said bit line;
a capacitor area at said face including a trench etched into said face and N+ region surrounding said trench, with a thick thermal field oxide overlying said N+ region;
a region of thermal field oxide encircling said trench inset into said N+ region surrounding said trench, a field plate including a conductive layer covering said face overlying said capacitor area, said bit line and all areas except said channel area of said transistor, and extending down into said trench to provide the capacitor, insulated from the silicon in said trench by a thin oxide. .Iaddend. .Iadd.9. A memory cell according to claim 8 wherein said field plate is insulated from said face in areas except said capacitor area and said bit line by a layer of oxide and a layer of silicon nitride. .Iaddend. .Iadd.10. A memory cell according to claim 8 wherein said capacitor area is spaced laterally along said face from said drain region by said channel area, and said N+ region in said capacitor area forms the source of said transistor. .Iaddend. .Iadd.11. A memory cell according to claim 8 wherein said field oxide over said bit line is about the same thickness as the field oxide in said capacitor area. .Iaddend. .Iadd.12. A memory cell according to claim 8 wherein a coating of insulator over said field plate fills said trench to provide a level surface for said metal word line. .Iaddend. .Iadd.13. A memory cell according to claim 8 wherein the width of said trench is no more than about one micron and the depth of the trench is at least about twice the width. .Iaddend. .Iadd.14. A memory cell according to claim 8 wherein said body is P type silicon, said word line is molybdenum, and said conductive layer is polysilicon. .Iaddend.
Description

This invention relates to manufacture of semiconductor devices, and more particularly to a dynamic read/write memory cell of the MOS VLSI type.

Semiconductor dynamic RAM devices of the type shown in U.S. Pat. No. 4,081,701 issued to White, McAdams and Redwine (a 16K RAM), or U.S. Pat. No. 4,293,993 issued to McAlexander, White and Rao (a 64K RAM), have been manufactured by processes of the type described in U.S. Pats. Nos. 4,055,444 or 4,388,121, both issued to G. R. M. Rao; all of these patents are assigned to Texas Instruments. In order to reduce the size of a dynamic RAM cell to the level needed to produce very high density RAMs, such as the 1-Megabit DRAM, various methods of reducing the capacitor size have been proposed. The magnitude of the capacitor must be maintained at no less than a certain value so that sufficient charge is stored. One method of reducing capacitor area yet maintaining adequate charge storage is to reduce the oxide thickness as explained in U.S. Pat. No. 4,240,092 issued to Kuo, assigned to Texas Instruments; this approach reaches a limit in the area of about 100 to 200 Å oxide thickness because of yield and reliability problems. Another way of increasing the capacitance per unit area is to etch a groove, or trench, in the capacitance region, thus increasing the area; an example of this method is shown in U.S. Pat. No. 4,225,945, also assigned to Texas Instruments.

It is the principle object of this invention to provide an improved process for making high density dynamic RAM cells, particularly with an increased capacitance area due to a trench etched into the storage capacitor region. Another object is to provide an improved method of making trench capacitor type dynamic RAM cells in which the step of etching the trench avoids the effect of undercut. A further object is to provide a simple and reliable process for forming trench capacitors.

SUMMARY OF THE INVENTION

In accordance with one embodiment of the invention, a dynamic one-transistor read/write memory cell employs a trench capacitor to increase the magnitude of the stored charge. The trench is etched into the silicon surface at a diffused N+ capacitor region similar to the N+ bit line, then thick oxide is grown over the bit line and over the capacitor region, but not in the trench; a partial etch followed by regrowth of oxide is used prior to the final etch for most of the depth of the trench, to thereby reduce the effect of undercut. The upper plate of the capacitor is a polysilicon layer extending into the trench and also forming field plate isolation over the face of the silicon bar. A refractory metal word line forms the gate of the access transistor at a hole in the polysilicon field plate.

BRIEF DESCRIPTION OF THE DRAWINGS

The novel features believed characteristic of the invention are set forth in the appended claims. The invention itself, however, as well as other features and advantages thereof, will be best understood by reference to the detailed description which follows, read in conjunction with the accompanying drawings, wherein:

FIG. 1 is a plan view, greatly enlarged, of a small part of a memory cell array in a semiconductor dynamic read/write memory, including a memory cell according to the invention;

FIG. 2 is an elevation view, in section, of the cell of FIG. 1, taken along the line 2--2 in FIG. 1;

FIG. 3 is an elevation view, in section, of the cell of FIG. 1, taken along the line 3--3 in FIG. 1;

FIG. 4 is an elevation view, in section, of the cell of FIG. 1, taken along the line 4--4 in FIG. 1;

FIG. 5 is an electrical schematic diagram of the memory cell of FIGS. 1-4; and

FIGS. 6-9 are elevation views in section of the cell of FIGS. 1, corresponding to FIG. 2, at successive stages in the manufacture thereof.

DETAILED DESCRIPTION OF THE SPECIFIC EMBODIMENT

Referring to FIGS. 1-5, a one-transistor dynamic memory cell is shown which is constructed according to the invention. This cell has an N-channel access transistor 10 and a storage capacitor 11 formed in a silicon substrate 12. The transistor 10 has a metal gate 13 which is part of an elongated strip 14 forming a row (or word) line for the memory array. The drawin 15 of the transistor is part of an elongated bit line 16, perpendicular to the word line 14. The portion of the substrate shown is a very small part of a silicon bar of perhaps 150400 mils containing 220 or 1,048,576 of these cells in an array of rows and columns, generally as shown in copending application Ser. No. 626,791, filed July 2, 1984, now U.S. Pat. No. 4,630,240 by Poteet & Chang, assigned to Texas Instruments.

The bit line 16 is buried beneath a thick thermal oxide layer 17, so the metal word line can pass directly over the bit line. Isolation laterally along the face is provided by a field plate 18, composed of polysilicon in this example, and electrically connected to the substrate voltage Vss. A hole 19 in the field plate 18 defines the area of the gate 13 of the transistor 10.

According to the invention, the capacitor 11 includes a trench 20, which is a hole etched into the silicon by an anistropic etch technique such as RIE. The trench 20 is about one micron wide and three microns deep. A thin silicon oxide layer 21 provides the capacitor dielectric, and thin silicon oxide 22 the transistor gate insulator. A thicker oxide coating 23 and a silicon nitride layer 24 provide the insulator beneath the field plate 18. The grounded field plate 18 also provides a flat surface for the metal line 14, as well as insulating the polysilicon 16 from the metal word line.

The trench 20 and the capacitor 11 are formed in a square area of field oxide 28 having a N+ region 29 beneath it, similar to the oxide 17 and bit line 16. This N+ region 29 functions as the source of the access transistor 10, and is spaced from the drain 15 by the channel length of this transistor.

A method of making the cell of FIGS. 1-5 will be described with respect to FIGS. 6-9. A silicon slice has a layer of thermal silicon oxide 23 of about 1000 Å grown on the face, then a layer 24 of silicon nitride deposited over the oxide. The oxide-nitride sandwich is patterned by photolithographic steps, leaving an exposed area 30 for the bit line 16 and an area 31 where the capacitor will be formed. An ion implant is performed to creat the N+ regions 32 and 33 which will later form the N+ bit line 16 and N+ region 29.

Referring to FIG. 7 an etch mask 34 is deposited for the purpose of defining the trench. This etch mask is silicon oxide of a thickness of about 8000 Å, formed by low pressure chemical vapor deposition. Photoresist could also be used if the etch selectivity of silicon to photoresist is high enough. A hole 35 is formed in the layer 34 by photolithography to define the trench 20. Using an anistropic etch, such as RIE (reactive ion etch) the trench 20 is created in the capacitor region to a depth of about three microns. Actually, the bottom of the trench may be narrower than the top, rather than being squared off, so the trench may be more cone-shaped than perfectly rectangular, depending upon the etch process used.

According to the invention, this trench etch is a two-step process. As seen in the enlarged view of FIG. 7a, the first etch is shallow, and removes some of the silicon in the hole 35 but also undercuts the mask 34 by etching into the region 33 by a small amount at area 36 encircling the hole. A thermal oxidation is then performed in steam to grow oxide 36a in the area 36, seen in FIG. 7b. Oxide 37 also grows in the trench, but much thinner because of the doping level of the silicon. A dip-out etch removes this oxide in the shallow trench, and so the etch can proceed to the full depth of the trench, using the oxide 36a in the area 36 as an etch stop to prevent further undercutting. The extent to which this area 36 propogates through to the final structure as a ring 36' of FIGS. 1, 2 and 4 is very slight.

The trench mask 34 is stripped off, using a conventional oxide etch such as HF since the etch will stop on the nitride 24. Turning to FIG. 8, the oxide 17 and 28 is now grown over the N+ regions 32 and 33. The oxide grows many times faster on the N+ silicon than on the very lightly doped silicon in the trench 20, so the thickness of the oxide 17 and 28 is about 4000< while only about 200 Å grows in the trench. This thin oxide is grown in the trench and stripped, then regrown as the oxide 21. A seen in FIG. 9, a layer of polysilicon is deposited by an isotropic process so it coats the sidewalls of the trench and the face of the slice to about the same thickness, to about 2500 Å. Next, an oxide layer 26 is deposited over the entire face of the slice to planarize the face and fill up the trench 20; the oxide 26 will also isolate the word line from the face. This polysilicon/oxide stack is patterned using photoresist to leave the field plate 18 and capacitor plate 25; i.e., the hole 19 is cut for the transistor 10.

Referring back to FIGS. 1-4, the oxide in the gate area is stripped and regrown as the oxide 22, and at this point thermal oxide is grown over the exposed edge of the polysilicon around the periphery of the hole 19. Then the word line is formed by depositing a layer of molybdenum over the entire face of the slice and patterning it by photolithography to leave the gate 13 and word line 14. A protective coating is added on top, (not shown) and patterned to expose bonding pads, then the slice is tested, scribed and broken into individual bars, and the bars mounted in semiconductor packages.

While this invention has been described with reference to illustrative embodiments, this description is not intended to be construed in a limiting sense. Various modifications to the illustrative embodiments, as well as other embodiments of the invention, will be apparent to persons skilled in the art upon reference to this description. It is therefore contemplated that te appended claims will cover any such modifications or embodiments as fall within the true scope of the invention.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3961355 *Nov 18, 1974Jun 1, 1976International Business Machines CorporationSemiconductor device having electrically insulating barriers for surface leakage sensitive devices and method of forming
US4003036 *Oct 23, 1975Jan 11, 1977American Micro-Systems, Inc.Single IGFET memory cell with buried storage element
US4017885 *Dec 13, 1974Apr 12, 1977Texas Instruments IncorporatedLarge value capacitor
US4105475 *Oct 1, 1976Aug 8, 1978American Microsystems, Inc.Epitaxial method of fabricating single igfet memory cell with buried storage element
US4115795 *Dec 27, 1976Sep 19, 1978Tokyo Shibaura Electric Co., Ltd.Semiconductor memory device
US4116720 *Dec 27, 1977Sep 26, 1978Burroughs CorporationMethod of making a V-MOS field effect transistor for a dynamic memory cell having improved capacitance
US4164751 *Nov 10, 1976Aug 14, 1979Texas Instruments IncorporatedHigh capacity dynamic ram cell
US4199772 *Nov 1, 1977Apr 22, 1980Tokyo Shibaura Electric Co., Ltd.Semiconductor memory device
US4225945 *Jun 6, 1977Sep 30, 1980Texas Instruments IncorporatedSemiconductors
US4262296 *Jul 27, 1979Apr 14, 1981General Electric CompanyVertical field effect transistor with improved gate and channel structure
US4319342 *Dec 26, 1979Mar 9, 1982International Business Machines CorporationOne device field effect transistor (FET) AC stable random access memory (RAM) array
US4327476 *Nov 28, 1980May 4, 1982Tokyo Shibaura Denki Kabushiki KaishaMethod of manufacturing semiconductor devices
US4353086 *May 7, 1980Oct 5, 1982Bell Telephone Laboratories, IncorporatedSilicon integrated circuits
US4364074 *Jun 12, 1980Dec 14, 1982International Business Machines CorporationV-MOS Device with self-aligned multiple electrodes
US4369564 *Dec 22, 1980Jan 25, 1983American Microsystems, Inc.VMOS Memory cell and method for making same
US4397075 *Jul 3, 1980Aug 9, 1983International Business Machines CorporationVertical capacitor
US4412237 *Dec 11, 1978Oct 25, 1983Fujitsu LimitedSemiconductor device
US4432006 *Aug 29, 1980Feb 14, 1984Fujitsu LimitedSemiconductor memory device
US4434433 *Aug 4, 1980Feb 28, 1984Zaidan Hojin Handotai Kenkyu ShinkokaiSemiconductor memory cell device
US4462040 *Mar 30, 1980Jul 24, 1984International Business Machines CorporationSingle electrode U-MOSFET random access memory
US4472240 *Aug 19, 1982Sep 18, 1984Tokyo Shibaura Denki Kabushiki KaishaMethod for manufacturing semiconductor device
US4476623 *Jul 1, 1981Oct 16, 1984International Business Machines CorporationMethod of fabricating a bipolar dynamic memory cell
US4536785 *Aug 26, 1983Aug 20, 1985Gibbons James FOne transistor dynamic random access memory
US4568958 *Jan 3, 1984Feb 4, 1986General Electric CompanyInversion-mode insulated-gate gallium arsenide field-effect transistors
US4630088 *Apr 3, 1985Dec 16, 1986Kabushiki Kaisha ToshibaMOS dynamic ram
US4636281 *Jun 13, 1985Jan 13, 1987Commissariat A L'energie AtomiqueProcess for the autopositioning of a local field oxide with respect to an insulating trench
US4649625 *Oct 21, 1985Mar 17, 1987International Business Machines CorporationSilicon substrate with oxide and nitride layers
US4650544 *Apr 19, 1985Mar 17, 1987Advanced Micro Devices, Inc.Sublithographic dimensions, integrated circuits
US4651184 *Aug 31, 1984Mar 17, 1987Texas Instruments IncorporatedDram cell and array
US4670768 *Dec 14, 1984Jun 2, 1987Hitachi, Ltd.Complementary MOS integrated circuits having vertical channel FETs
US4672410 *Jul 9, 1985Jun 9, 1987Nippon Telegraph & TelephoneSemiconductor memory device with trench surrounding each memory cell
US4673962 *Mar 21, 1985Jun 16, 1987Texas Instruments IncorporatedVertical DRAM cell and method
US4683486 *Sep 24, 1984Jul 28, 1987Texas Instruments IncorporateddRAM cell and array
US4702795 *May 3, 1985Oct 27, 1987Texas Instruments IncorporatedTrench etch process
US4704368 *Oct 30, 1985Nov 3, 1987International Business Machines CorporationMethod of making trench-incorporated monolithic semiconductor capacitor and high density dynamic memory cells including the capacitor
US4717942 *Jul 30, 1984Jan 5, 1988Nec CorporationDynamic ram with capacitor groove surrounding switching transistor
US4751557 *Sep 8, 1986Jun 14, 1988Hitachi, Ltd.Dram with FET stacked over capacitor
US4751558 *Oct 31, 1985Jun 14, 1988International Business Machines CorporationHigh density memory with field shield
DE2706155A1 *Feb 14, 1977Aug 17, 1978Siemens AgIn integrierter technik hergestellter elektronischer speicher
DE3508996A1 *Mar 13, 1985Oct 24, 1985Mitsubishi Electric CorpIntegrated semiconductor circuit device
DE3525418A1 *Jul 12, 1985Jan 16, 1986Nippon Telegraph & TelephoneHalbleiterspeichereinrichtung und verfahren zu ihrer herstellung
EP0118878A2 *Mar 7, 1984Sep 19, 1984Hitachi, Ltd.Semiconductor memory device
EP0167764A2 *May 23, 1985Jan 15, 1986International Business Machines CorporationDynamic ram cell
EP0176254A2 *Aug 27, 1985Apr 2, 1986Kabushiki Kaisha ToshibaSemiconductor memory device
EP0186875A2 *Dec 20, 1985Jul 9, 1986Nec CorporationSemiconductor memory device
EP0198590A2 *Mar 11, 1986Oct 22, 1986Kabushiki Kaisha ToshibaSemiconductor memory device
GB2002958A * Title not available
GB2168195A * Title not available
JP5651854A * Title not available
JPH0612752A * Title not available
JPH06136965A * Title not available
JPH06173366A * Title not available
JPS55133574A * Title not available
JPS59141262A * Title not available
JPS60213053A * Title not available
JPS60261165A * Title not available
Non-Patent Citations
Reference
1C. Jambotkar, "Compact One-Device DRAM Cell . . . ", IBM Tech. Discl. Bull., vol. 27, #2, Jul. 1984, pp. 1313-1320.
2 *C. Jambotkar, Compact One Device DRAM Cell . . . , IBM Tech. Discl. Bull., vol. 27, 2, Jul. 1984, pp. 1313 1320.
3D. Kenney, "Reduced Bit Line Capacitance in VMOS Devices", IBM Tech. Discl. Bull., vol. 23, #9, Feb. 1981, pp. 4052-4053.
4D. Kenney, "V-Groove Dynamic Memory Cell", IBM Tech. Discl. Bull., vol. 23, #3, Aug. 1980, pp. 967-969.
5 *D. Kenney, Reduced Bit Line Capacitance in VMOS Devices , IBM Tech. Discl. Bull., vol. 23, 9, Feb. 1981, pp. 4052 4053.
6 *D. Kenney, V Groove Dynamic Memory Cell , IBM Tech. Discl. Bull., vol. 23, 3, Aug. 1980, pp. 967 969.
7F. Barson, "Dynamic DMOS RAM Cell Design with Trench", IBM Tech. Discl. Bull., vol. 21, #7, Dec. 1978, pp. 2755-2756.
8 *F. Barson, Dynamic DMOS RAM Cell Design with Trench , IBM Tech. Discl. Bull., vol. 21, 7, Dec. 1978, pp. 2755 2756.
9G. Clarke et al., "Cap. for Single FET Memory Cell", IBM Tech. Discl. Bull., vol. 17, #9, Feb. 1975, pp. 2579, 2580.
10 *G. Clarke et al., Cap. for Single FET Memory Cell , IBM Tech. Discl. Bull., vol. 17, 9, Feb. 1975, pp. 2579, 2580.
11H. Lee et al., "Short-Channel FETs in V-Grooves", IBM Tech. Discl. Bull., vol. 22, #8B, Jan. 1980, pp. 3630-3634.
12 *H. Lee et al., Short Channel FETs in V Grooves , IBM Tech. Discl. Bull., vol. 22, 8B, Jan. 1980, pp. 3630 3634.
13J. Fatula et al., "N Skin Elim. in UMOS Device by Re-Ox.", IBM Tech. Discl. Bull., vol. 22, #8A, Jan. 1980, pp. 3204-3205.
14 *J. Fatula et al., N Skin Elim. in UMOS Device by Re Ox. , IBM Tech. Discl. Bull., vol. 22, 8A, Jan. 1980, pp. 3204 3205.
15S. Nakajima et al., "An Isolation-Merged Vert. Cap. Cell . . . ", Proc. IEDM, Dec. 1984, pp. 240-243.
16 *S. Nakajima et al., An Isolation Merged Vert. Cap. Cell . . . , Proc. IEDM, Dec. 1984, pp. 240 243.
17T. Chang et al., "F.A.B, Ofv-MOS or U-MOS Ram Cells . . . ", IBM Tech. Discl. Bull., vol. 22, #7, Dec. 1979, pp. 2768-2771.
18T. Chang et al., "Vertical FET RAM with Deep Trench Iso.", IBM Tech. Discl. Bull., vol. 22, #8B, Jan. 1980, pp. 3683-3687.
19 *T. Chang et al., F.A.B, Ofv MOS or U MOS Ram Cells . . . , IBM Tech. Discl. Bull., vol. 22, 7, Dec. 1979, pp. 2768 2771.
20 *T. Chang et al., Vertical FET RAM with Deep Trench Iso. , IBM Tech. Discl. Bull., vol. 22, 8B, Jan. 1980, pp. 3683 3687.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US5111428 *Jul 10, 1990May 5, 1992Silicon Integrated Systems Corp.High density NOR type read only memory data cell and reference cell network
US5146425 *Jun 25, 1991Sep 8, 1992Samsung Electronics Co., Ltd.Mist type dynamic random access memory cell and formation process thereof
US5146426 *Nov 8, 1990Sep 8, 1992North American Philips Corp.Electrically erasable and programmable read only memory with trench structure
US5191550 *Nov 30, 1990Mar 2, 1993Seiko Epson CorporationDual antifuse memory device
US5202849 *Aug 18, 1992Apr 13, 1993Fujitsu LimitedDynamic semiconductor memory device
US5506431 *May 16, 1994Apr 9, 1996Thomas; MammenDouble poly trenched channel accelerated tunneling electron (DPT-CATE) cell, for memory applications
US5688709 *Feb 14, 1996Nov 18, 1997Lsi Logic CorporationMethod for forming composite trench-fin capacitors for DRAMS
US5838045 *Mar 5, 1997Nov 17, 1998International Business Machines CorporationSemiconductor device
US6175130 *Nov 23, 1999Jan 16, 2001Kabushiki Kaisha ToshibaDRAM having a cup-shaped storage node electrode recessed within a semiconductor substrate
US6362042Sep 19, 2000Mar 26, 2002Kabushiki Kaisha ToshibaDRAM having a cup-shaped storage node electrode recessed within an insulating layer
US6713814 *Aug 5, 2002Mar 30, 2004National Semiconductor CorporationDMOS transistor structure with gate electrode trench for high density integration and method of fabricating the structure
US6777293Dec 1, 2003Aug 17, 2004National Semiconductor CorporationDMOS transistor structure with gate electrode trench for high density integration and method of fabricating the structure
US6909137Apr 7, 2003Jun 21, 2005International Business Machines CorporationMethod of creating deep trench capacitor using a P+ metal electrode
US7439128May 6, 2005Oct 21, 2008International Business Machines CorporationMethod of creating deep trench capacitor using a P+ metal electrode
US8587045 *Jul 13, 2011Nov 19, 2013Samsung Electronics Co., Ltd.Nonvolatile memory device and method of forming the same
US20120037971 *Jul 13, 2011Feb 16, 2012Samsung Electronics Co., Ltd.Nonvolatile memory device and method of forming the same
Classifications
U.S. Classification257/301, 257/640, 365/149, 257/488
International ClassificationH01L27/108, H01L21/8242, H01L21/334
Cooperative ClassificationH01L29/66181, H01L27/10829, H01L27/10861
European ClassificationH01L27/108M4B6, H01L29/66M6D6, H01L27/108F8