|Publication number||USRE33532 E|
|Application number||US 07/480,632|
|Publication date||Feb 5, 1991|
|Filing date||Feb 15, 1990|
|Priority date||May 31, 1985|
|Also published as||US4827255|
|Publication number||07480632, 480632, US RE33532 E, US RE33532E, US-E-RE33532, USRE33532 E, USRE33532E|
|Original Assignee||Ascii Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (3), Referenced by (9), Classifications (7), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention
The present invention relates to a display control system having a digital interface.
2. Description of the Prior Art
Systems employing monochrome or color monitors include two kinds of display control systems; one is a display control system having an analog interface, and the other is a display control system with a digital interface.
In either of the above-mentioned display control systems, generally monochrome monitor systems, employing a CRT or liquid crystal, are less expensive than color monitor system. For this reason, the monochrome monitor exists in larger numbers at the present. However, since the color monitor system has also been spreading gradually, software utilizing color display has recently appeared on the market in great numbers.
On the other hand, there are available panel displays which use a liquid crystal, electro-luminescence (EL), plasma or the like. Such panel displays are expected to spread in the future as display devices for hand-held and portable computers. Such panel displays as now used, display only a single color.
In the display system having a digital interface, when software which is intended for a color display may be executed on a conventional system which employs the monochrome monitor. This causes a problem that the display of the software can not be distinguished. This is because the conventional system employing the monochrome monitor can only display in black and white and is incapable of carrying out a color discrimination.
Also, most of the panel displays have a short time of afterglow. Thus, in such panel displays, when a half-brightness display is carried out, there arises a problem that striking flickers are caused to appear.
Furthermore, among the color monitors employed in the display system having digital interface, the color monitors which input a plurality of digital signals are arranged to display only colors that are quite different from natural colors. For example, the color monitor inputting 3 digital signals R, G, B can display only 8 colors, but is unable to display natural colors which are formed by mixing of the RGB.
In addition, in the display systems provided with a digital interface, there is provided a monochrome monitor which is capable of displaying video signals and high-intensity brightness signals (or half-brightness signals). In such a monochrome monitor, a high-intensity brightness white can be displayed in addition to white and black. However, since such a monochrome monitor can display only these three colors and thus four or more colors cannot be displayed by such monitor, it is disadvantageous in that it is not applicable to such a gradation display that includes four or more colors.
The present invention aims at eliminating the drawbacks found in the above-mentioned prior art systems.
Accordingly, it is an object of the invention to provide a display control system in a display system having a digital interface therein. When software using a color display is executed and is then displayed on a monochrome monitor, this system is capable of distinguishing the display contents thereof, as well as reducing the appearance of unfavorable flickers to a minimum.
It is another object of the invention to provide a display control system which is capable of displaying such color that are closer to natural colors in a color monitor inputting a plurality of digital signals.
It is still another object of the invention to provide a display control system which is capable of displaying a greater number of gradations in a monochrome monitor, capable of displaying video and high-intensity brightness signals.
In attaining the above objects, according to one aspect of the invention, there is provided a display control system having digital interface which is capable of arbitrarily selecting either a conversion to hatching pattern or a grey scale display (brightness control by thinning out each frame) correspondingly to color code information according to application software, display devices used and user's taste, whereby when software using a color display is executed and displayed in a monochrome monitor the display contents thereof can be distinguished from one another.
According to another aspect of the invention, there is provided a color monitor adapted to receive a plurality of digital signals in which, in order to be able to display natural colors, there are provided a plurality of digital video signal conversion means for converting a given piece of color code information into a digital video signal corresponding to the frame and display position thereof in a given region of a display screen.
According to still another aspect of the invention, there is provided a monochrome monitor capable of displaying video signals and high brightness signals, which, in order to be able to display a greater number of gradation, is provided with digital video signal conversion means for converting a given piece of color code information into a digital video signal corresponding to the frame and display position thereof in a given region of a display screen to thereby output a plurality of bits for the above digital video signal in accordance with one piece of such color code information.
The above and other related objects and aspects of the invention will be apparent from a reading of the following description of the disclosure found in the accompanying drawings and the novelty thereof pointed out in the appended claims.
FIG. 1 is a block diagram showing a first embodiment of the invention;
FIG. 2 is a block diagram showing the details of main portions of the first embodiment of the invention;
FIG. 3 is a table showing the details of code conversion;
FIG. 4 is a view showing an example of display patterns employed in the invention;
FIG. 5 is a block diagram showing the details of main portions of the second embodiment of the invention;
FIG. 6 is a block diagram showing the details of main portions of the third embodiment of the invention; and,
FIGS. 7(1) and (2) are tables respectively showing the details of code conversion in the third embodiment of the invention.
Referring first to FIG. 1, there is shown a block diagram of a first embodiment according to the invention, in which a display control system A comprises a CRT controller 10, a VRAM (video RAM) 20, a shift register 30, a look-up table 40, a digital video signal control circuit 50, and a display interface 60.
CRT Controller 10 controls the whole display control system A.
VRAM 20 writes display data under control of CPU 82 and also reads out the data to be displayed on a display device according to demand.
Shift Register 30 converts parallel display data read out from VRAM 20 into serial signals.
Look-up Table 40 converts the display data read out from VRAM 20 as color codes (logical color codes) into color code information or color codes (physical color codes) to be actually displayed.
Digital Video Signal Control Circuit 50 is a circuit that is adapted to, based on the color code information, output digital video signals corresponding to the frames (display screens) and positions thereof in a given region of the display screen.
Display Interface 60 combines the above-mentioned digital video signal with a synchronizing signal, to produce, a display signal, and then transmits the display signal to a monitor 70.
Memory 81 and I/O Device 83 are illustrated in FIG. 1 and may be ones of such devices that are conventionally employed.
Referring now to FIG. 2, there is shown an embodiment of Digital Video Signal Control Circuit 50 in a block diagram form.
Digital Video Signal Control Circuit 50 comprises a frame counter 51, a line counter 52, a dot counter 53, and a color code/display pattern converter 54.
Frame Counter 51 is adapted to output 3-bit frame count signals FC 2˜0 based on vertical synchronizing signals. The frame count signal is a signal to distinguish or select one frame out of 7 frames. Line Counter 52 outputs a 1-bit line count signal LC 0 in accordance with a horizontal synchronizing signal. Line Count Signal LC 0 is a signal to distinguish the positions of even/odd lines. Dot Counter 53 outputs a 1-bit count signal DC 0 in accordance with a dot clock, which signal DC 0 is used to distinguish the positions of even or odd dots.
Color Code/Display Pattern Converter 54 outputs a digital video signal bit by bit in accordance with 4 bits of color code information CC 4˜0, Frame Count Signals FC 2˜0, Line Count Signal LC 0 and Dot Count Signal DC 0, so that a predetermined display pattern is created.
FIG. 3 shows a typical code conversion table, showing the operation of Color Code/Display Pattern Converter 54. That is, this table shows relationships among Color Code Information CC 4˜0, Frame Count Signals FC 2˜0, Line Signal LC 0 and Dot Count Signal DC 0 when they are combined.
Next, the operation of the above-mentioned first embodiment of the invention will be described.
At first, when displaying on Monitor 70, CPU 82 writes a given piece of data into VRAM 20. CRT Controller provides a display address to VRAM 20. The display data that corresponds to the display address is then converted to a serial signal by Shift Register 30.
The serial signal is in turn converted by Look-up Table 40 into 4 bits of Color Code Information CC 3˜0.
Then, the above-mentioned color code information CC 3˜0 is converted to a display unit having a size of a display pattern having an area of 2 dots×2 lines. The display pattern is displayed repeatedly at a cycle or period of 8 frames, or, Frames 0˜7.
Although the display pattern is illustrated in FIG. 3 with the repeated portion thereof being omitted, the number of cycles of the frames can be immediately determined.
For example, for the color code information 1, in an even line position (a position of Line Count 0) and in an even dot position (a position of Dot Count 0), a given dot is sequentially displayed as "0 0 0 0 0 0 0 1", while advancing from From 0 to Frame 7. In this case, "1" stands for white and "0" stands for black, (although they may be reversed). In the above case, since white is in the ratio of 1/8 to black, 1/8 is stated in the display pattern column of FIG. 3.
Also, for the same color code information as mentioned above, in an even line position (a position of Line Count 0) and in an odd dot position (a position of Dot Count 1), a given dot displayed in "0 0 0 1 0 0 0 0", while advancing from Frame 0 to 7. Further, for the same color code information, in an odd line position (a position of Line Count 1) and in an even dot position (a position of Dot Count 0), a given dot is displayed in "0 0 0 1 0 0 0 0", while advancing from Frame 0 to 7. Furthermore, for the same color code information, in an odd line position (a position of Line Count 1) and in an odd dot position (a position of Dot Count 1), a given dot is displayed in "0 0 0 0 0 0 0 1", while advancing from Frame 0 to 7.
For the above-mentioned color code information 1, a grey scale display having 8 gradations is obtained.
Similarly, two other pieces of color code information 3 and 5 have such a long cycle of repetition as mentioned above. That is, each of them has an 8-frame repetition cycle. The above-mentioned three pieces of color code information to be displayed at a long cycle of repetition are suitable for use in a display system which has a relatively long time of afterglow.
Also, each of the color code information 0, 7˜C has a repetition cycle of 1 frame. Thus, in this case, even if the frame is varied, the display in the same dot remains unchanged and has a very short cycle. For the color code information 4, D˜F, a repetition cycle of 2 frames is provided and two display units are repeatedly displayed. In case of the color code information 4, a so-called checkered pattern is created. The above-mentioned pieces of color code information 0, 4, 7˜F having relatively shorter display repetition cycles are suited for use in a display system which has a comparatively shorter time of afterglow.
When displaying half tone image, a ratio of display of 1 and 0 may be changed for each frame. In this instance, it should be noted that if 1 and 0 are changed simultaneously for every dot within an area of 2 dots×2 lines (an area of 4 dots), then the change is in phase with the display position, to thereby produce large flickers.
In order to avoid this problem, in the above-mentioned embodiment of the invention, the display flickers are carried out separately for every dot to be 180° out-of-phase relative to an adjacent dot position, thereby decreasing the flickers in size. For example, a pattern shown in FIG. 4a and a pattern of FIG. 4b are displayed alternately, whereby a half-brightness display with no flickers thereon can be realized on a single-color display screen.
Although the above-mentioned embodiments has been described provided that one unit is composed of an area of 2 dots×2 lines, the display may be performed in display units, each unit comprising an area of 1×n, m×1, m×n (where m, n are respectively integers). To enlarge the above area, it is necessary to increase the bit numbers of both dot count signals and line count signals.
The enlarged area permits use of a arbitrary hatch patterns. However, when the area is increased to an excessive extent, it is difficult to distinguish the coloring of smaller areas.
In the above-mentioned embodiment, since VRAM 20 has two planes, four colors can be displayed Thus four colors are selected by Look-up Table 40, thereby supplying the color code information to Color Code/Display Pattern Converter 54. In this way, Look-up Table 40 can be operated to select uses suitable for the display device to be used in terms of software. Therefore, the above-mentioned embodiment is preferable in view of the flexibility of the display control system.
Further, the number of repetition frames may be more than 8 or may be limited to 4 or less. Other pattern arrangements than those in the above embodiment may be employed. The line count signals and dot count signals may be input from CRT Controller 10. Look-up Table 40 may be omitted.
FIG. 5 shows a black diagram of a second embodiment of the invention.
The second embodiment shown in FIG. 5 is a partially modified version of the first embodiment shown in FIG. 2. In this second embodiment, VRAM 120, Shift Register 130, Look-up Table 140 and Digital Video Signal Control Circuit 150 are employed in place of VRAM 20, Shift Register 30, Look-up Table 40 and Digital Video Signal Control Circuit 50, respectively.
VRAM 120 consists of four RAMs 121, 122, 124, and Shift Register 130 includes four shift registers 131, 132, 133, and 134. The above-mentioned four RAMs 121˜124 and four Shift Resiters 131˜134 are all necessary to generate 16 colors. Also, Look-up Table 140 is composed of three look-up tables 141, 142, 143.
Digital Video Signal Control Circuit 150 comprises a frame counter 151, a line counter 152, a dot counter 153 and three color code/display pattern converters 191, 192, 193.
Frame Counter 151, Line Counter 152 and Dot Counter 153 are identical with Frame Counter 51, Line Counter 52, and Dot Counter 53, respectively.
Color Code/Display Pattern Converter 191 outputs digital video signals bit by bit to create a given display pattern, in accordance with 4 bits of color code information CC 3˜0, frame count signals FC 2˜0, line count signal LC 0 and dot count signal DC 0. The above-mentioned given display pattern is illustrated and will be described later.
Color Code/Display Pattern Converters 192, 193 also receive signals similar to those in Color Code/Display Pattern Converter 191 from Frame Counter 151, Line Counter 152 and Dot Counter 153. However, Color Code/Display Pattern Converters 191, 192, 193 receive the color code information CC 3˜0 from Look-up Table 141, 142, 143, respectively. Also, Color Code/Display Pattern Converters 191, 192, 193 output the digital video signals for red (R), green (G), and blue (B), respectively.
The Monitor is assumed to be a color monitor to which three digital signals are input.
The digital video signals that are output from the respective color code display/pattern converters 191˜193 have various kinds of gradation, with the result that colors displayed on the screen by means of these three digital video signals are quite near to natural colors.
FIG. 6 shows a block diagram of a third embodiment of the invention, which is a partially modified version of the first embodiment shown in FIG. 2. In this third embodiment, VRAM 220, Shift Register 230, Look-up Table 240 and Digital Video Signal Control Circuit 250 are employed in place of VRAM 20, Shift Register 30, Look-up Table 40 and Digital Video Signal Control Circuit 250, respectively.
VRAM 220 includes four planes, that is, RAMs 221, 222, 223, 224, while Shift Register 230 has four shift registers 231, 232, 233, 234. Look-up Table 240 is adapted to output 5 bits of color code information CC 4˜0 in accordance with 4-bit signals.
Color Code/Display Pattern Converter 290, in accordance with 5 bits of color code information CC 4˜0, frame count signal FC 2˜0, line count signal LC 0 and dot count signal DC 0, outputs 2 bits of digital video signals so as to create given display patterns. Such given display patterns are illustrated in FIGS. 7(1) and (2).
FIGS. 7(1) and (2) illustrate examples of code conversion tables employed in the above second embodiment. These figures shown the operation of Color Code/Display Pattern Converter 290. Specifically, there is illustrated the relationship among Color Code Information CC 4˜0, Frame Count Signals FC 2˜0, Line Count Signal LC 0, Dot Count Signal DC 0, and 2-bit digital video signals output in accordance with the above mentioned information and signals.
The signals shown in FIGS. 7(1) and (2) are the output signals of the bit "0" of Color Code/Display Pattern Converter 290, while the output signals of the bit "1" of Converter 290 are high-intensity-brightness signals.
The operation of the above-mentioned embodiment of the invention will now be described.
At first, the Monitor is assumed to be a monochrome monitor which is capable of displaying video signals and high-intensity brightness signals. When displaying Monitor 270, CPU 282 writes a given piece of display data into VRAM 220. CRT Controller 210 gives a display address to VRAM 220. Then, display data corresponding to the display address is converted to a serial signal by Shift Register 230 and is further converted to 5 bits of color code information CC 4˜0 by Look-up Table 240.
Then, the above-mentioned 5 pieces of color code information CC 4˜0 are converted to display patterns in display units, each unit consisting of an area of 2 dots×2 lines. The display patterns are displayed repeatedly at a cycle of 8 frames, namely, Frames 0˜7.
The above-mentioned description as to FIG. 7(1) is basically similar to the description relating to FIG. 3 and also applies similarly in case of FIG. 7(2) as well. The output signals of Color Code Information 11˜1F in FIG. 7(2) can be obtained by changing the output signal "0" of Color Code Information 00˜0F in FIG. 7(1) into "1" and the output signal thereof "1" into "3".
In this manner, the digital video signals output from Color Code/Display Pattern Converter 290 have various gradations, permitting display of more gradations.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4158200 *||Sep 26, 1977||Jun 12, 1979||Burroughs Corporation||Digital video display system with a plurality of gray-scale levels|
|US4251755 *||Jul 12, 1979||Feb 17, 1981||Raytheon Company||CRT Digital brightness control|
|US4481529 *||May 27, 1982||Nov 6, 1984||U.S. Philips Corporation||Tricolor video signal generator, such as a video game, usable _with a monochrome picture display device|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US5189407 *||Apr 9, 1990||Feb 23, 1993||Hitachi, Ltd.||Multi-color display system|
|US5193069 *||Jan 31, 1992||Mar 9, 1993||Kabushiki Kaisha Toshiba||Portable computer to which different types of flat display panels can be attached|
|US5459479 *||Oct 15, 1993||Oct 17, 1995||Marcum Enterprises Incorporated||Solid state depth locator having liquid crystal display|
|US5734363 *||Jul 14, 1995||Mar 31, 1998||Northern Telecom Limited||Method and apparatus for producing shading on a flat panel display|
|US6459416||Mar 10, 1999||Oct 1, 2002||Kabushiki Kaisha Toshiba||Multi-gray level display apparatus and method of displaying an image at many gray levels|
|US20080068293 *||Sep 19, 2006||Mar 20, 2008||Tvia, Inc.||Display Uniformity Correction Method and System|
|US20080068396 *||Sep 19, 2006||Mar 20, 2008||Tvia, Inc.||Gamma Uniformity Correction Method and System|
|US20080068404 *||Sep 19, 2006||Mar 20, 2008||Tvia, Inc.||Frame Rate Controller Method and System|
|US20110166968 *||Jun 16, 2010||Jul 7, 2011||Richard Yin-Ching Houng||System and method for activating display device feature|
|International Classification||G09G5/02, G09G3/20|
|Cooperative Classification||G09G5/028, G09G3/2051, G09G3/2018|
|Feb 28, 1992||FPAY||Fee payment|
Year of fee payment: 4
|Jul 22, 1996||FPAY||Fee payment|
Year of fee payment: 8
|Aug 11, 2000||FPAY||Fee payment|
Year of fee payment: 12
|Sep 3, 2002||AS||Assignment|
Owner name: SILICON MONITOR, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ASCII CORPORATION;REEL/FRAME:013240/0045
Effective date: 20020819