USRE34976E - Analog/digital voice storage cellular telephone - Google Patents
Analog/digital voice storage cellular telephone Download PDFInfo
- Publication number
- USRE34976E USRE34976E US08/013,022 US1302293A USRE34976E US RE34976 E USRE34976 E US RE34976E US 1302293 A US1302293 A US 1302293A US RE34976 E USRE34976 E US RE34976E
- Authority
- US
- United States
- Prior art keywords
- circuitry
- call
- answering
- transceiver
- transceiver station
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 230000001413 cellular effect Effects 0.000 title abstract description 56
- 230000005540 biological transmission Effects 0.000 claims abstract description 38
- 238000001514 detection method Methods 0.000 claims abstract description 25
- 238000006243 chemical reaction Methods 0.000 claims description 41
- 230000004044 response Effects 0.000 claims description 16
- 238000000034 method Methods 0.000 claims description 10
- 238000012795 verification Methods 0.000 claims 5
- 230000006870 function Effects 0.000 description 25
- 238000004891 communication Methods 0.000 description 24
- 238000010586 diagram Methods 0.000 description 21
- 230000000903 blocking effect Effects 0.000 description 18
- 238000013461 design Methods 0.000 description 17
- 230000004913 activation Effects 0.000 description 12
- 238000013500 data storage Methods 0.000 description 9
- 230000003213 activating effect Effects 0.000 description 6
- 230000008878 coupling Effects 0.000 description 5
- 238000010168 coupling process Methods 0.000 description 5
- 238000005859 coupling reaction Methods 0.000 description 5
- 238000012544 monitoring process Methods 0.000 description 5
- 230000008569 process Effects 0.000 description 4
- 238000012545 processing Methods 0.000 description 4
- 238000005070 sampling Methods 0.000 description 4
- 239000000463 material Substances 0.000 description 3
- 230000003068 static effect Effects 0.000 description 3
- 230000000977 initiatory effect Effects 0.000 description 2
- 230000037361 pathway Effects 0.000 description 2
- 102220477329 Protein XRP2_S28A_mutation Human genes 0.000 description 1
- 230000002411 adverse Effects 0.000 description 1
- 230000003321 amplification Effects 0.000 description 1
- 239000003990 capacitor Substances 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 230000000295 complement effect Effects 0.000 description 1
- 239000012141 concentrate Substances 0.000 description 1
- 230000001419 dependent effect Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 238000005516 engineering process Methods 0.000 description 1
- 238000007726 management method Methods 0.000 description 1
- 238000004519 manufacturing process Methods 0.000 description 1
- 230000005055 memory storage Effects 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000003199 nucleic acid amplification method Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 238000011160 research Methods 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
- 230000005236 sound signal Effects 0.000 description 1
- 230000007704 transition Effects 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M1/00—Substation equipment, e.g. for use by subscribers
- H04M1/72—Mobile telephones; Cordless telephones, i.e. devices for establishing wireless links to base stations without route selection
- H04M1/725—Cordless telephones
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04B—TRANSMISSION
- H04B1/00—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission
- H04B1/66—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission for reducing bandwidth of signals; for improving efficiency of transmission
- H04B1/662—Details of transmission systems, not covered by a single one of groups H04B3/00 - H04B13/00; Details of transmission systems not characterised by the medium used for transmission for reducing bandwidth of signals; for improving efficiency of transmission using a time/frequency relationship, e.g. time compression or expansion
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04M—TELEPHONIC COMMUNICATION
- H04M1/00—Substation equipment, e.g. for use by subscribers
- H04M1/64—Automatic arrangements for answering calls; Automatic arrangements for recording messages for absent subscribers; Arrangements for recording conversations
- H04M1/65—Recording arrangements for recording a message from the calling party
- H04M1/6505—Recording arrangements for recording a message from the calling party storing speech in digital form
Definitions
- the present invention relates generally to the field of communication systems, and more particularly to a system for the conversion of analog signals to digital signals for digital storage and for the retrieval and reconversion to analog format of such signals for playback. Most specifically the present invention relates to an analog-to-digital voice storage cellular telephone, wherein messages are recorded when a user is away from the unit.
- paging systems operate with a large complex central processing facility in which messages are queued and transmitted, normally in digital form, to subscribers, along with the subscriber's address code.
- the subscriber to the service carries a paging unit which is preprogrammed to activate upon receiving a message which is preceded by the address code for that paging unit.
- the pager then normally emits an audible sound to alert the subscriber that a message is being received and recorded for him.
- the message is placed in the pager memory and the message is retrieved in the form of a written message, normally on an LED or LCD display green.
- the messages transmitted are necessarily of limited duration and are normally of the type which require the subscriber to go to the nearest telephone and call the message originator.
- the transmitted messages are strictly numeric, i.e., telephone numbers and the like, alphanumeric messages require a special terminal in order to input the alphanumeric message to be transmitted, and paging systems of this type require expensive computerized central message facilities.
- Pagers of this type are normally relatively bulky and require substantially high power requirements to drive the mechanical portions of the tape recorder.
- answering machines In the area of telephone communications, typically available answering machines have one or more tape cassettes for playing a message to the caller to indicate that the called party is not available to answer the phone and to record a message for later playback.
- answering machines are readily available for single-line use and their price is becoming more and more reasonable, such devices are normally not available as part of the telephone circuitry itself. Most of the existing answering machines are bulky and require a substantial amount of desktop space. Furthermore, answering machines are not readily available for multiline business phones and com-line, cellular or mobile recording.
- VMS voice storage retrieval system
- a voice message can be left at a central message storage facility, and the subscriber, by use of a specific code, can access the memory at the central computer to retrieve the message.
- VMS voice storage retrieval system
- These systems are expensive to operate in view of the necessity of powerful computers at the central system facility to process and store the messages and, in addition, can be inconvenient to use since the subscriber must be at a telephone in order to receive the message.
- messages may not be timely received because the addressee inadvertently fails to check for messages.
- an analog-to-digital data storage system which is readily adapted for use in communication systems such as paging systems, telephones, multi-line telephones, cellular telephones, intercom, message alarm systems, telemetry systems, two-way radios and the like, by which analog signals, including voice messages and data transmission, can be received, converted to digital format and stored in memory in digital format for retrieval, reconversion to analog form and playback as desired.
- analog signals including voice messages and data transmission
- the system permits sufficient memory for dictation of messages for later playback or transmission.
- the data storage system is easily installed on existing telephone and radio equipment at low cost and operates with very low power requirements.
- the data storage system is adapted to be activated by any conventional analog or digital address code such as, for example, digital code, tone, dual-tone multi-frequency (DTMF) or may even be voice activated (VOX).
- any conventional analog or digital address code such as, for example, digital code, tone, dual-tone multi-frequency (DTMF) or may even be voice activated (VOX).
- No specially modified transmitter is required for use with the system of the present invention.
- the means for deactivating the circuitry after receipt of a message is contained within the data storage system itself and, except for an address code (which is preferred but not critical), the necessity of transmitting a packet of command data to control the reception and recording of the message at the receiving unit and a termination code at the end of a message to deactivate the receiving unit is eliminated.
- the analog-to-digital data storage system includes receiver means for receiving an incoming signal carrying an analog component from a suitable transmitter.
- the analog signal is preferably preceded by a designated address code which is specific to a particular data memory system.
- the system further includes enable means activated by the incoming signal to emit an enable signal (logic high) to activate the system circuitry, as will be hereinafter described and illustrated.
- the enable means may comprise a decoder which has been programmed to recognize an address code specified to a particular receiver or group of receivers.
- the enable means may also be activated by the incoming signal without an address code, such as in the case of a VOX circuit, to emit the enable signal.
- the system also includes conversion means for converting the incoming analog data to digital format and memory means for storing the convened digital data.
- the conversion means further includes circuitry for reconverting a digital signal to analog format.
- Control means are provided for activating the conversion means and the digital memory storage means responsive to the enable signal from the decoder means. In the preferred embodiment, the control means also acts to deactivate the conversion means and memory means at the completion of the message or after a predetermined period of time.
- Switching means are included for activating the conversion means and the memory means for playback in analog format of any stored messages.
- the system further includes switching means for manually activating the record and the playback modes, and amplifier means for listening to incoming analog signals and playback of stored messages.
- the system of the present invention is readily adaptable for use with wire communication systems such as single and multi-line telephone systems, intercom systems, and for radio communication.
- the system of the present invention is useful for paging systems, two-way radio, cellular telephones, conventional telephone and intercom systems, and telemetry systems.
- the system is also useful for transmitting music and other data where high fidelity is required.
- the system of the invention employs circuitry that is readily installed with conventional transmission and receiving equipment.
- the system is adapted for receiving analog messages which are transmitted at high speed and for playback of such messages after retrieval from memory at a slow speed so that the message may be understood by the mobile operator. In this fashion, air transmission time is substantially reduced which is of critical importance in those areas where the radio frequencies are crowded, such as in paging systems where assigned frequencies are limited and there are a large number of subscribers utilizing the system.
- a communications system for the transmission of analog data at a first rate storage and playback of the message at a second rate.
- the system comprises transmitter means which includes a transmission buffer which communicates with a control terminal for the input of the data and with a transmitter for sending the analog message.
- the system further includes a receiver group including a receiver compatible with the transmitter for receiving the transmitted signal and which includes circuitry for storing the received signal in memory and for retrieving the signal from memory and converting it to usable format.
- signal rate conversion can occur prior to storing the signal in memory or subsequent to the signal retrieval from memory but prior to playback.
- the signal may be transmitted at one rate, recorded at a second rate and played back at yet a third rate.
- the encoding means at the transmitter buffer also encodes an address and speed code which can be recognized by the receiver group so that messages can be sent to specific receivers at various transmitter rates.
- a cellular telephone or a voice storage telephone operating in cooperation with a plurality of transceiver stations without operator intervention having voice storage capabilities advantageously records messages while a user is away from the cellular unit.
- the voice storage circuitry incorporated therein is easily adapted for portable applications due to the low current requirementS and may be advantageously installed in the handset of a cellular telephone due to its small size.
- Call answering circuitry is activated after a predetermined number of rings to automatically answer an incoming call.
- Detection circuitry waits for a predetermined length of time to detect a SAT (Supervisory Audio Tone) signal. If the SAT signal is detected, a prerecorded outgoing message is transmitted to the caller.
- SAT Supervisory Audio Tone
- the incoming call is automatically disconnected.
- the caller can leave a message which is recorded by the analog-to-digital voice storage circuit.
- a plurality of individual messages are stored sequentially and may be retrieved and reproduced by the user at a later time.
- a first recorded message oldest message stored in memory is automatically erased first.
- messages are recorded at a central cellular station in real time and subsequently transmitted to the cellular telephone trait at high speed to save on transmission time. These messages are then recorded at the voice storage cellular unit at a high speed but are retrieved and reproduced at a normal speed. This is advantageous because incoming and outgoing calls are generally billed on a per-minute basis charged to the cellular subscriber.
- the circuitry for answering a call is activated only by entering a personal identification code through the keypad of a telephone which is compared with a prestored code.
- the identification code does not match the prestored address such as in the ease of a wrong number
- the incoming call is immediately terminated. This future advantageously discounts costs associated with unauthorized callers.
- the analog-to-digital storage cellular telephone also provides a means for recording dictated messages and reproducing dictated messages, wherein the user may record important voice notes or cellular conversations instead of writing notes. This future is of special importance during the operation of a vehicle for reasons of highway safety.
- FIG. 1 is a block diagram of a digital voice storage system in accordance with the present invention
- FIG. 2 is a block diagram of the audio conversion, switching and control circuits of FIG. 1;
- FIG. 3 is a schematic diagram showing the switching circuit of FIG. 2 in more detail
- FIG. 4 is a schematic diagram of a portion of the switching circuit of FIG. 2, illustrating the message rate control circuitry
- FIG. 5 is a block diagram of an intercom system utilizing the voice storage memory system of the present invention.
- FIG. 6 is a schematic diagram ofthe switching circuit of FIG. 2, illustrating circuitry for the manual activation of the record function
- FIG. 7 is a schematic diagram illustrating the circuitry of FIG. 2 with increased Random Access Memory (RAM).
- RAM Random Access Memory
- FIG. 8 is a block diagram of an analog message paging system incorporating the variable rate transmission and playback future of the present invention.
- FIG. 9 is a block diagram of the transmission group in accordance with the present invention.
- FIG. 10 is a block diagram of the receiver group in accordance with the present invention.
- FIG. 11 is a block diagram of the modulation processor circuitry utilized by both the transmitter group and the receiver group;
- FIG. 12 is a block diagram of the circuitry of the modulation processor.
- FIG. 13 is a block diagram of the receiver group decoder circuitry.
- FIG. 14 is a block diagram of the transceiver circuit of an analog-to-digital voice storage cellular telephone of the present invention.
- FIG. 15 is a detailed schematic diagram of the call answering and terminating circuitry of the present invention.
- FIG. 16 is a detailed schematic diagram illustrating the audio conversion, switching and control circuitry shown in FIG. 2, together with the call answering and terminating circuitry shown in FIG. 15 with additional circuitry of the analog-to-digital voice storage cellular telephone of the present invention.
- FIG. 17 is a detailed schematic diagram illustrating the circuitry shown in FIG. 7 together with the circuitry shown in FIG. 16.
- an analog-to-digital data memory system constructed in accordance with the present invention, which includes a power supply 5 and receiver means 14 for receiving incoming signals.
- the receiver 14 may consist of a radio receiver such as would be utilized with an audio paging system or with two-way radio systems, or may be a telephone or similar type device.
- a transmitter (not shown) will also be included in system 10.
- the incoming signals received by the receiving means are transmitted from any compatible transmitting device (not shown) which, as will be explained later, need not be especially modified for use with the receiver means 14 of the voice storage system 10.
- the transmitting medium may be hard-wire or wireless such as, for example, radio, infrared or optical.
- Enable means 16 is provided with decoder circuitry to compare the incoming signal with the receiver address to determine if the incoming message signal is addressed to the system 10.
- the enable means 16 can be adapted to monitor various types of encoded addresses such as, for example, digital code, tone code or dual-tone multiple frequency (DTMF). If the signal code matches the receiver address, the decoder.
- DTMF dual-tone multiple frequency
- the decoder 16 issues an enable signal (pulse or continuous signal) which activates the record/store functions of the voice storage system 10.
- an enable signal pulse or continuous signal
- the enable can be simply a voice activated device which issues the enable signal upon receipt of an audio message or a switch for manual activation for entering and storing messages by the receiver operator.
- the decoder 16 is designed to emit a continuous enable signal during the duration of the incoming analog signal, and the signal terminates at the end of the analog signal. The termination of the enable signal from the decoder 16 is utilized in other portions of the circuitry in a manner to be described in more detail hereinafter to deactivate the circuits of the system 10 and return it to the standby mode.
- the decoder 16 issues a single pulse upon sensing an incoming message addressed to the system 10, and timer means are provided to return the system to the standby mode after the passage of a predetermined period of time from the initial enable pulse.
- Control means 18 for switching, resetting and controlling the circuitry of the system 10 acts in response to the enable signal from the decoder 16 to control and activate the various circuits of the voice storage system 10.
- the incoming signal is passed on to the signal conversion means 20 for conversion from analog to digital format, and on to memory means 22 for storage in memory in digital format.
- the control means 18 also includes switching circuitry for activating the voice storage system 10 independently of an enable signal to recall from memory the stored messages and to reconvert the messages from digital to analog format for replay.
- Audio amplifier means 24 are provided for listening to audio messages, both incoming and those retrieved from memory.
- Input means 17 are provided to directly enter messages to the control means 18 for conversion and storage by the receiver operator.
- FIG. 2 there is shown a schematic diagram of the circuitry utilized in the control means 18, signal conversion means 20 and memory means 22 of the data memory system 10 illustrated in FIG. 1.
- certain optional features of the system 10 are shown in phantom, and it should be understood that the system 10 is operable without any of the optional features, and that the selection of the particular optional feature to be incorporated in the circuit is a matter of choice, dependent upon the nature of the receiver in which the system is installed and the selected operating parameters for the system.
- the power supply 5 comprises any suitable source of power and preferably has a potential of at least 3 volts.
- the control means 18 (as shown in FIG. 1) electrically communicates with the decoder 16 (not shown) through an input logic buffer 26 to a logic blocking circuit 56.
- the logic blocking circuit 56 which is of conventional diode design, distributes the enable signal (logic high) through a start line 30 and a record/play line 31 to a microprocessor 32.
- the enable means or decoder 16 is of the type that issues a continuous logic high during the duration of the analog signal, it is highly preferred to include circuitry for automatically returning the system 10 to the standby mode upon completion of the analog signal, as indicated by a termination of the logic high.
- a trailing edge detector 42 is connected to a logic invertor 46 which in turn is connected to the microprocessor 32 through a stop line 48, the purpose and operation of which will be described in more detail hereinafter.
- the incoming analog signal is input to the microprocessor 32 through an analog input coupling 96 of conventional design.
- An audio switch 66 is connected to the microprocessor 32 by a line 98 for monitoring the incoming analog signal during the record mode.
- a leading edge detector 36 to which the logic high is conveyed from the logic blocking circuit $6 by means of a line 34.
- the leading edge detector 36 is of conventional design and is connected to the microprocessor 32 through a reset switch 38 and a reset line 40.
- a playback switch $8 is connected to a switching controller 60.
- the switching controller 60 more clearly illustrated in FIG. 3, consists of an invertor 112 and an invertor 114 which are coupled by resistors 116, 118 in a bi-stable (two-stable) state circuit of conventional design whose output at lines 102, 160 is normally low until inverted by activation of the switch 58 to initiate the playback mode.
- the output of the switching controller 60 remains high until it is inverted to its normal low by a reset switch 108.
- the digital-to-analog conversion and analog-to-digital reconversion is accomplished by the microprocessor 32.
- the microprocessor 32 is of commercially available 60 design, such as one manufactured by Toshiba under Model No. T6668, and is provided with circuitry for converting analog to digital and reconverting digital to analog. Such conversion circuits are well known in the art and operate by generating an internal time base, sampling the analog signal input at some predetermined point in each of the time base segments, and then generating a digital output responsive to the sample level obtained during the sampling period.
- the microprocessor 32 is adapted for communication with a random access memory 78 which, in the embodiment illustrated, consists of four banks of four 256K bit chips for a total of 1024K bit memory per each bank. In the embodiment of the invention illustrated in FIG.
- the system 10 when utilizing all four RAM banks, can store up to about 9 minutes of audio message at a bit rate of 8K BPS. Additional memory banks may be added as desired or needed, especially if the receiver operator intends to carry out a substantial amount of message recording, such as where the system 10 is to be used as a dictating unit.
- an analog message is transmitted from a transmitter (not shown) to the receiver means 14 (FIG. 1).
- the message may be transmitted by any suitable means such as wire or wireless, and preferably is preceded by a designated address code of any of the commonly used types such as tone, DTMF, digital or the like.
- the analog signal received by the receiver 14 is transmitted to the enable or decoder 16 which, if the proper designated code is present or if the enable of decoder 16 is a VOX circuit, emits an enable signal (logic high) through the input logic buffer 26 to the logic blocking circuit 56.
- the decoder 16 is of the type which emits a continuous logic high for the duration of the incoming analog signal.
- the logic high is conveyed through logic blocking circuit 56, the start line 30 and the record/playback line 31 to the microprocessor 32.
- the logic blocking circuit 56 conveys a logic high through the line 34 to the leading edge detector 36 which emits a pulse to close the reset switch 38.
- the reset switch 38 completes the circuit, momentarily pulling the reset line 40 to a logic low to initialize the microprocessor 32 and reset memory for receiving a new message.
- the incoming analog signal which, for purposes of illustration is described as an audio message, is transmitted to the analog-to-digital conversion circuit of the microprocessor 32 through the input audio coupling 96. After conversion of the analog signal to digital format, the converted signal is then conveyed to the RAM 78 for storage in memory.
- the enable or decoder 16 terminates the logic high which activates the trailing edge detector 42, bringing it to a logic low.
- the logic low is indicated to the logic invertor 46 through the line 44, and the logic invertor inverts the low to a logic high which is conveyed through the stop line 48 to the microprocessor 32 to terminate the conversion and record process. Termination of the logic high also returns the start line 30 and the record/play line 31 to their original standby logic low condition, placing the system 10 in a standby mode in which very little power is required.
- the receiver operator activates the playback switch 58 to cause the switching controller 60 to issue a logic high through the line 160, logic blocking circuit 100, the line 104 and the start line 30 to the microprocessor 32 to activate the playback reproducing function.
- the switching controller 60 outputs a logic high through the line 102 to simultaneously close the switches 62, 66.
- the signal which has been reconverted to analog format, is directed from the microprocessor 32 by the line 98 through the audio switch 66 and output audio coupler 95 to the amplifier means 24 (shown in FIG. 1).
- the microprocessor 32 sends a logic high through the line 110 to the reset switch 108.
- the reset switch 108 resets the switching controller 60 to its original condition, returning its output to a logic low and which returns the switches 66, 62 to the open position.
- the system 10 is in the standby mode and ready to receive a new incoming signal for conversion and storage.
- a memory address selector or message counter 50 which is a standard 4-bit code counter circuit, is connected to the microprocessor 32, making possible the selection of 16 different 4-bit address combinations per bank.
- the message address selector 50 is connected to the start line 30 for receipt of the logic high from the logic blocking circuit 56c.
- a manual reset switch 75 is provided for resetting the message address to its initial address setting for the playback of messages stored in the memory. Playback of messages occurs in the manner already described except that, with the leading edge detector 36 out of the circuit, the reset switch 38 must be manually activated to discharge the reset line 40 in the manner already described to reset the microprocessor 32 for receiving new incoming analog signals and recording over messages already in RAM.
- the system 10 may optionally employ a timer 52 in place of the trailing edge detector 42.
- a timer is particularly required when the decoder or enable 16 is of the type which emits a single pulse in response to a properly addressed incoming signal.
- the trailing edge detector 42 and the line 44 are eliminated from the circuit, and the timer 52, of conventional design, is connected by a line 53 to the line 43 for receiving the logic high from the input logic buffer 26.
- the timer 52 is initiated by the logic high and, upon expiration of a preset period of time, issues a negative pulse to the logic invertor 46 (FIG. 2) which issues a logic high to the stop line 48 (FIG. 2) to place the system 10 in the standby mode in the manner already described.
- the system 10 may also include a message indicator M which signals the arrival of a signal and which may also indicate that memory space is full.
- the message indicator 54 may be a light, LED or a device for creating an audible tone. Such devices are well known in the art and do not, per se, form a part of this invention.
- the embodiment of the system 10 illustrated in FIGS. 2 and 3 also optionally includes record/playback rate circuitry which enables the system to receive, convert and record messages at a 1-bit rate and playback the messages at a different bit rate.
- the maximum rate in BPS is determined by the particular microprocessor employed in the system and in the embodiment described herein the maximum rate is 32K BPS.
- the rate circuitry includes invertors 68, 70 which are connected to the microprocessor 32 by lines 74, 76, respectively.
- a rate selector 72 which includes rate selector switches 72a, 72b is connected to the invertors 68, 70.
- the rate selector 72 may be connected to the output of the switching controller 60 at line 160 by lines 79 or 81 for control of playback speed.
- the rate selector switches 72a, 72b are both open producing low input and high output at invertors 68, 70 so that both lines 74, 76 are high.
- the microprocessor will record and play back at the same rate of speed, in this case 32K BPS.
- the playback switch 58 When the playback switch 58 is closed, the high output from the switching controller 60 passes through the line 79 to the rate selector which activates and closes rate selector switch 72a which causes a high input at invertor 74.
- the output of the invertor 30 68 is low, causing line 74 to be low while the output at the invertor 72 is high, causing line 76 to be high.
- the microprocessor will play back messages at a rate of 16K BPS.
- the bit rate output is selected by 2-bit codes so that four rates are selectable, depending upon the positioning of the rate selector switches 72a, 72b.
- the operational mode of the system 10 can be manually controlled to allow the receiver operator to play back messages and to interrupt the playback at any point to return the system 10 to the standby mode for receiving additional messages or data.
- a capacitive memory circuit 300 of typical design is composed of capacitor 301 and resistor 302.
- the capacitive memory circuit 300 is connected to the playback switch 58 and switching controller 60 in a manner to cause the output of the line 160 to change state with each momentary closure of the switch 58.
- the playback switch 58 is closed, the line 160 of switching controller 60 becomes high, distributing a logic high on the line 104 and the line 30 to the microprocessor 32 (not shown) to activate the system to the playback mode.
- a second closure of the switch 88 produces a high-to-low line transition which is conveyed to the trailing edge detector 42.
- the trailing edge detector initiates a signal to the logic invertor 415, which inverts the signal to a logic high, which is conveyed through the stop line 48 to the microprocessor to terminate the record and data conversion mode and to return the system 10 to the standby mode in the manner described above.
- the system of the present invention lends itself to use as an "electronic scratch pad" so that an operator may dictate messages into memory, either for playback by the operator or for later broadcast where the system is employed in two-way communications.
- the manual record feature is provided by a second capacitive memory circuit 300' which is connected to a manual record switch 59, a second switching controller 60' and a second reset switch 108'.
- the manual record circuitry is the complement of the manual playback circuitry.
- closing the manual record switch causes the switching circuit to issue a high signal through the line 34 to the leading edge detector 36 which in turn initiates a pulse, causing the microprocessor to be initialized for receiving a message, as previously described.
- the message is entered through the microphone 17 (FIG. 1) which communicates with the control circuitry 18.
- FIG. 7 shows a block diagram of the preferred configuration of the RAM 78 of the system 10.
- the RAM 78 comprises four banks, 311, 312, 313 and 314, each comprising four RAM chips of conventional design. It will be understood, however, thai additional RAM banks may be added to increase memory capacity as well as adding additional RAM chips to the RAM banks.
- a counter circuit 320 and a RAM bank selector 330 are provided for addressing incoming data and messages to RAM and for recalling stored material from RAM.
- the counter circuit 320 illustrated is an up-down counter with a binary output coupled to the bank selector 330.
- the bank selector 330 is connected to lines CAS 1 (bus 332) of the microprocessor and by lines 341, 342, 343, 344 to the RAM banks 311, 312, 313, 314, respectively.
- Additional CAS buses 333, 334, 335 may be configured in the same manner as CAS 1 (bus 332) to additional RAM bank selectors for the expansion of memory.
- the counter 320 is configured in a manner that produces an up count responsive to the record and conversion mode, and a down count responsive to the playback functions.
- the last message recorded is the first message reproduced during playback.
- the counter 320 receives a pulse from the control circuitry 18 (FIG. 1) at the initiation of the record and conversion mode, which causes the counter 320 to count up in binary code responsive to each pulse received.
- the count, in binary code is conveyed to the bank selector 330, and, responsive thereto, the bank selector 330 selects the first RAM bank 311, followed by the second RAM bank 312 with each count from the counter 320.
- the counter receives a pulse at the down input terminal which causes the counter to count down in binary code which is conveyed to the bank selector 330.
- RAM bank selection for playback begins with the last RAM bank to receive a message.
- the GAS 1 (bus 332) of the microprocessor 32 is switched to the designated RAM bank.
- multiple messages may be stored in each memory of each bank.
- the microprocessor utilized may be of the static or the dynamic type. It is preferred that the static version of the microprocessor be configured with a static version of RAM, and that the dynamic version of the microprocessor be configured with a dynamic version of RAM.
- FIG. 5 there is illustrated a telephone system incorporating an analog-to-digital data storage system in accordance with the invention.
- two transmitters/receivers shown generally as 202 and 202'
- Each transmitter/receiver 202, 202' includes a power supply 212, as in the case of a conventional telephone.
- a send/receive switch 216 (push to talk) is provided in each transmitter/receiver 202, 202' for making the transmitter circuit during transmission and for breaking the transmitter circuit 222, and completing the circuit to the receiver 214 during reception of a message.
- the send/receive switch 216 is provided for illustration purposes only and that full duplex intercom systems, telephone systems and telephone intercom systems are available which do not require such a switch for operation of the intercom or telephone system.
- An encoder 218 and encoder switch 219 are connected into a line 240 to a transmitter 210.
- the encoder 218 may be of any of the types previously discussed and preferably would be of the DTMF type as used in most telephone systems.
- the receiver transmitters 202, 202' also include a decoder 220 which is connected to an analog-to-digital data storage system 222 of the type previously described in connection with FIGS. 1, 2 and 3 above.
- the transmitters/receivers 202, 202' both include a message indicator 224 which is activated to indicate that a message has been received and placed in memory.
- a playback switch 226 and a reset switch 228 are provided for each of the circuits 222, and a private switch 230 serves to switch the receiver 214 of the transmitters/receivers 202, 202' out of the circuit so that messages being recorded cannot be heard while being recorded.
- the playback switch 226 may be replaced with an extra enable output (not shown) so that the playback function would be activated by entering a personal identification code through the keypad of a telephone (not shown).
- the operation of the intercom system is illustrated in FIG. 5, with the transmitter/receiver 202 set to transmit with switch 216, completing the circuit between the transmitter 210 of transmitter/receiver 202 through the wire 204 to the receiver 216 of transmitter/receiver 202'.
- the transmitter/receiver 202' is in the receive mode with its transmit/receive switch 216 completing the circuit from the wire 204 to the analog-to-digital storage circuit 222 via line 217.
- the sender activates the encoder switch 219 of transmitter/receiver 202 to activate the encoder 218, which issues a code for transmission to the transmitter/receiver 202'.
- the encoder switch 219 will preferably comprise the keypad of the telephone or similar device so that the sender can input a preprogrammed code for the transmitter/receiver 202'.
- Transmitter/receiver 202' is set for reception with the transmit/receive switch breaking the transmitter circuit and making the receiver circuit.
- the privacy switch 230 is in the open position so that the messages received at the circuit 222 are not played back through the receiver 214, but are recorded only in the manner described hereinafter.
- the enable or decoder 220 senses the message address and, if addressed to receiver/transmitter 202' issues the logic high which is transmitted to the data storage circuit 222 through the enable line 221 which activates the circuit 222 in the manner described in conjunction with FIGS. 2 and 3. Conversion and recording of the analog message to digital form is carried out by the circuitry 222 in the manner described above in conjunction with FIGS. 2 and 3. At the end of the message, line 110 returns to its normally high state, and switch 230 is closed to remake the receiver circuit. A message may be played back by activating the playback switch 226 which initiates the playback circuitry so that messages in the memory are reconvened to analog form and output to the receiver 214.
- a message may be stored in the transmitter/receiver 202 or 202' from any remote unit so long as the user of the remote unit is provided with the proper code to activate the enable or decoder 220.
- the transmitter/receiver 202, 202' may comprise two-way radios or other wireless transmitters/receivers such as those operating optically and the voice storage system 10, as illustrated and described in connection with FIGS. 1, 2 and 3, and may be readily installed in such transmitters/receivers.
- the system includes a transmitter group 10 consisting of a control terminal 11 for the input of data including address data and message transmission rate data, message modulation and code generation means 12 and transmitter means 13.
- the data is input from the control terminal 11 to the message modulation and code generation means 12 where the input message is stored temporarily, the address and speed rate code data generated and the analog message modulated to the selected transmission rate.
- a transmission packet consisting of the modulated analog message. and preceded by an address code and code for controlling the storage and playback rates of the message are sent to the transmitter means 13 for transmission.
- the transmitter means 13 may be wireless such as, for example, transmission at radio frequency, infrared, or visible frequencies or hard wired, such as by telephone.
- the transmitted data is captured by the receiver group 14 which includes receiver means 15 capable of receiving the signal from the transmitter means 13.
- the signal as received is conveyed to decoding and modulation means 16 including means for processing the record and playback rate codes after the transmitted address code is compared with a preprograrnmed address code. If the transmitted address code data matches the preset address code of the receiver group 14, the rate code is input into a rate memory for subsequent control of the record and reproduction rates.
- the receiver group 14 further includes amplifier and speaker means 17 for the playback of recorded data.
- the coding, decoding and signal modulation including message rate conversion functions for both the transmitter group 10 and the receiver group 14 are the same except that the signal input and the control commands for the transmitter group is derived from the control terminal 11 while the signal input for the receiver group is derived from the receiver 15 and the control commands from the circuitry of the decoding and modulation means 16.
- the encoding and decoding circuitry of both the transmitter group 10 and the receiver group 14 are of conventional design and do not per se form a pan of this invention.
- various code generators such as, for example, digital code generators, tone code or dual-tone multifrequency (DTMF) code generators are used with good results. It is critical only that the decoder circuitry of the receiver group 14 be compatible with the code generator circuitry of the transmitter group 10.
- the transmitted code may include an address which is input from the control terminal 11 so that the message is received and stored at a particular designated receiver group 14.
- the use of an address code with the transmitted signal is not critical and the receiver groups 14 can function with simply voice actuated devices which activate the record circuitry of the receiver group 14 as will be described in more detail hereinafter.
- the message modulation and code generation circuitry 12 is shown schematically as comprising circuitry for a message modulation processor 12a and a code generator 12b.
- the control terminal 11 which may be a computer with a number of paging messages in queue, issues an analog message to the modulation processor 12a and the address and rate codes to the code generator 12b.
- the message is held in the modulation processor 12a while the code generator 12b generates the proper todd for the record and playback rates and issues it to the transmitter for transmission.
- the control terminal 11 also issues a command to the modulation processor which determines the rate at which the analog message is transmitted and immediately following the transmission of the address and rate codes, the analog message is conveyed to the transmitter at the designated rate for transmission.
- the modulation processor 12a operates as a rate conversion circuit.
- the receiver group 14 receives the transmitted address code at the receiver 15 and conveys it to the decoder circuitry 16b which issues an activation command to the modulation processor 16a if the address codes match.
- the decoder circuitry 16b also sends a signal corresponding to the record/play rate command to the modulation processor circuitry 16a for control of the record/play rate.
- the transmitted analog message signal is conveyed to the modulation processor 16a from the receiver 15 where the data is preferably converted to digital format and stored in memory.
- the stored playback rate command is issued by the decoder 16b in the manner to be described hereafter and the message is recalled from memory, reformatted into analog format and replayed at the command rate through the amplifier and speaker means 17.
- the decoder 16b may be preset to issue a fixed record and playback rate code such as is the ease where messages are always transmitted at the same rate so that the record and playback rate can be fixed. However, for maximum flexibility it is preferred that the decoder 16b be adapted to issue different record and playback rate codes so that the same receiver group can receive, record and playback separate messages which have been transmitted at different rates.
- the circuitry of the modulator processor 12a of the transmitter group 10 and the modulator processor 16a of the receiver group 14 is very similar and operates in substantially the same manner whether it is being used for transmitting or receiving.
- the circuitry essentially performs three functions; circuit control and switching, memory and signal conversion.
- the modulation processor circuitry includes memory 22, control circuitry 18 for carrying out switching, reset and control functions responsive to control logic commands.
- Signal convertor circuitry 20 may be optionally included to convert data contained in the signal from analog to digital for storage and from digital to analog for transmission or playback.
- FIGS. 12 and 13 there is shown a block diagram of the circuitry utilized in the control means 18, signal conversion means 20 and memory means 22 of the modulator processor circuitry 12a and 16a illustrated in FIGS. 9, 10 and 11.
- the term audio will .Iadd.used .Iaddend.used throughout to designate the data being processed but it will be understood that the invention is not limited to the transmission of audio messages only and other data types and playback forms are used in the system as well.
- FIG. 12 and FIG. 13 certain features which are present in the modulator processor circuitry 16a of the receiver group 14 and which are not utilized in the modulator processor circuitry 12a of the transmitter group 10 are shown in phantom.
- the following description of the modulator processor circuitry will be in connection with the modulation processor 16a of the receiver group 14. However, it will be understood that unless otherwise specified, the description will apply equally to the circuitry of the modulation processor 12a of the transmitter group 10.
- a power supply 5 comprises any suitable source of power and preferably has a potential of at least 3 volts.
- Output from the decoder 16b to the control circuitry is through an input logic buffer 26 to a logic blocking circuh 56.
- the logic blocking circuit 56 which is of conventional diode design, distributes an enable signal (logic high) through a start line 30 and a record/play line 31 to a microprocessor 32.
- the decoder 16b is of the type that issues a continuous logic high during the duration of the incoming analog signal, it is highly preferred to include circuitry for automatically returning the circuits to the standby mode upon completion of the analog signal as indicated by a termination of the logic high.
- a trailing edge detector 42 is connected to a logic invertor 46 which in turn is connected to the microprocessor 32 through a stop line 48, the purpose and operation of which will be described in more detail hereinafter.
- a logic invertor 46 which in turn is connected to the microprocessor 32 through a stop line 48, the purpose and operation of which will be described in more detail hereinafter.
- stop line 48 the purpose and operation of which will be described in more detail hereinafter.
- the incoming analog signal is input to the microprocessor 32 through an analog input coupling (audio coupling) 96 of conventional design.
- An audio switch 66 is connected to the microprocessor 32 by a line 98 for monitoring the analog signal during the record mode.
- a leading edge detector 36 to which the logic high is conveyed from the logic blocking circuit 56 by means of a line 34.
- the leading edge detector 36 is of conventional design and is connected to the microprocessor 32 through a reset switch 38, and a reset line 40.
- a phyback switch 58 is connected to a switching controller 60.
- the switching controller 60 consists of a pair of invertors which axe coupled by resistors in a bi-stable (two stable states) circuit of conventional design whose output at lines 102 and 160 is normall low until inverted by activation of the switch 58 to initiate the playback mode.
- the output of the switching controller 60 remains high until it is inverted to its normal low by a reset switch 108.
- the function of the playback switch is taken over by the terminal controller 11.
- the modulator processor circuitry will be described as including the signal converter circuitry 20 although it is not critical to the operation of the modulation processor circuitry.
- the digital to analog conversion and analog to .[.10.]. digital reconversion is accomplished by the microprocessor 32.
- the microprocessor 32 is of conventional design, such as the microprocessor manufactured by Toshiba under the model number T6668, and is provided with circuitry for converting analog to digital and reconverting digital to analog.
- Such conversion circuits are well known in the an and operate by generating an internal time base, sampling the analog signal input at some predetermined point in each of the time base segments, and then generating a digital output responsive to the sample level obtained during the sampling period.
- the microprocessor 32 is adapted for communication with random access memory which is illustrated as a bank of four 256K bit chips 78. It will be understood, however, that memory is not so limited and additional banks of RAM chips may be added as desired and as space permits.
- the microprocessor 32 is readily adapted for communication with a random access memory 78 which consisting of one or more banks of 256K bit chips. Additional memory banks may be added as desired or needed, especially if the receiver operator intends to carry out a substantial mount of message recording, such as where the receiver group 14 is to be used as a note or memo storing unit.
- the rate circuitry which enables the system to transmit, receive, record and playback messages at different clocking rates determined by the terminal 11 for the transmission group and by the decoded rate codes at the receiver group is most clearly shown in FIG. 5.
- the rate circuitry includes rate switches (invertors) 68 and 70 which are connected to the microprocessor 32 by lines 74 and 76 respectively.
- a rate selector 72 is operated by the output of the switching controller 60 at line 160 by lines 79 and 81 to control playback speed.
- the playback rate which is the transmission rate, is under the control of the control terminal 11 and thus the invertors 68 and 70 and the rate selector 72 and the associated circuitry are not used.
- the rate selector switch 72 is positioned to produce a low input and a high output at invertors 68 and 70 respectively so that both lines 74 and 76 are high. In this condition the microprocessor will record and playback at the same rate of speed, in this case 32K BPS.
- the playback switch 58 is closed the high output from the switching controller 60 passes through the line 79 to the rate selector 72 which produces a high input at invertor 68.
- the output of the invertor 68 is low eausing line 74 to be low while the output at the invertor 70 is high causing line 76 to be high.
- the microprocessor will playback messages at a rate of 16K BPS.
- the BIT rate output is selected by 2 BIT codes so that 4 rates are selectable depending upon the positioning of the rate selector switch 72.
- the maximum rate in BPS is determined by the particular microprocessor employed in the system and in the embodiment described herein the maximtim rate is 32K BPS.
- the data to be transmitted is input to the memory 22 of the modulation processor 12b of the transmitter group I0 and held pending a transmit command.
- the transmit command includes an address code and rate code which are sent to the code generator 12b and then to the transmitter 13.
- Immediately following the rate codes and the transmit commands are sent to the microprocessor 32 and the message is retrieved from memory 22 and played back to the transmitter at the playback rate commanded.
- the signal converter circuitry 20 is employed to store the message data in memory in digitalized format, it will be understood the same circuitry is employed to reconvert the data to analog format before it is conveyed to the transmitter 13.
- the analog message, audio or data, is transmitted by the transmitter 13 to the receiver 15 (FIG. 8).
- the message is preceded by a designated address code of any of the commonly used types such as tone, DTMF, digital, or the like and includes a playback rate code and may also include a length of message code.
- the analog signal received by the receiver 15 is transmitted to the decoder 16b which, if the proper designated code is present, or if the decoder 16b is a VOX circuit, emits an enable signal (logic high) through the input logic buffer 26 to the logic blocking circuit 56.
- the decoder 16b is of the type which emits a continuous logic high for the duration of the incoming analog signal.
- the logic high is conveyed through logic blocking circuit 56, the start line 30 and the record/playback line 31 to the microprocessor 32.
- the logic blocking circuit 56 conveys a logic high through the line 34 to the leading edge detector 36 which emits a pulse to close the reset switch 38.
- the reset switch 38 completes the circuit momentarily pulling the reset line 40 to a logic low to initialize the microprocessor 32 and reset memory for receiving a new message.
- the incoming analog signal which for purposes of illustration is described as an audio message, is transmitted to the analog to digital conversion circuit of the microprocessor 32 through the input audio coupling 96. After conversion of the analog signal to digital format the conversion signal is then conveyed to the RAM 78 for storage in memory.
- the decoder 14 terminates the logic high which activates the trailing edge detector 42 bringing it to a logic low.
- the logic low is indicated to the logic invertor 46 through the line 44 and the logic invertor inverts the low to a logic high which is conveyed through the stop line 48 to the microprocessor 32 to terminate the conversion and record process. Termination of the logic high also returns the start line 30 and the record/play line 31 to their original standby logic low condition placing the system 10 in a standby mode in which very little power is required.
- the operator activates the playback switch 58 to cause the switching controller 60 to issue a logic high through the line 160, logic blocking circuit 100, the line 104 and the start line 30 to the microprocessor 32 to activate the playback reproducing function.
- the switching controller 60 outputs a logic high through the line 102 to simultaneously close the switches 62 and 66.
- the signal which has been reconverted to analog format, is directed from the microprocessor 32 by the line 98 through the audio switch 66 and output audio coupler 95 to the amplifier means 17 (FIG. 8).
- the decoder 16b is adapted for issuing a different record and playback rate codes for each individual message stored in memory by the provision of rate memory 370 with which the decoder 16b communicates by lines 371-374.
- the line 371 is the enable line which activates the rate memory 370 to receive the playback rate code output from the decoder 16b through the lines 373 and 374.
- the playback rate code is stored in a sector of the rate memory 370 designated by the counter 320 which also selects a corresponding sector of the RAM 78 in which to store the message. After the playback rate code is decoded and stored in the memory 370, the line 371 is disabled and the line 372 is enabled.
- the decoder 16b decodes the record speed rate and this command is coupled to the record rate memory sector of the rate memory 370 through the lines 373 and 374.
- the line 372 is then disabled and a line 381 from decoder 16b is enabled.
- the line 3381 activates the record circuitry of the system through the input logic buffer 26 which functions as described in connection with FIG. 12.
- a line 380 couples the rate memory 370 to the enable line 381 for activation of the rate memory 370 to select the record speed from memory when the line 381 is enabled.
- the record speed code is conveyed from memory through a bus 390 to the rate input of the microprocessor 32.
- the counter 320 selects the proper sector from the RAM 78 in the manner previously described along with the corresponding playback rate code from the rate memory ;170.
- the line 380 is disabled causing the rate memory 370 to produce the playback rate code which is conveyed through the line 390 to the rate circuitry of the microprocessor 332 for setting the playback rate.
- the playback rate codes are stored in sectors of the rate memory 370 corresponding with the sector in RAM in which the message to which the code relates is stored. As mentioned the sectors are selected by the message selector 50 both of which serve the function of memory sector selection. In this fashion, stored messages are matched to corresponding playback rate codes so the message is played at the proper rate.
- the modulator processor 16a is readily adapted for the storage of a sequence of messages in memory and protection of stored messages by selective reset circuitry or manual reset circuitry which must be activated to initiate the message record and conversion mode after memory is full of unplayed messages or data.
- the leading edge detector 36 is removed from the system 10 and the reset switch 38 is manually activated to reinitiate the microprocessor 332 in the manner already described to reset memory for recording over material already stored in memory.
- the system requires no further reset in order to record multiple messages until the respective memory bank is full, at which time a stop enable is generated within the microprocessor 32 and memory for that bank is protected until reset.
- a memory address selector 50 which is a standard 4 BIT code counter circuit is connected to the microprocessor 32 making possible the selection of different 4 BIT address combinations per RAM 78. It will be understood, however, that other address selector circuits may be employed such as 2 BIT counter circuits or manual selectors, as are well known in the art.
- the message address selector 50 is connected to the start line 30 for receipt of the logic high from the logic blocking circuit 56.
- a manual reset switch 75 is provided for resetting the message address to its initial address setting for the playback of messages stored in the memory. Playback of messages occurs in the manner already described except that with the leading edge detector 36 out of the circuit the reset switch 38 must be manually activated to discharge the reset line 40 in the manner already described to reset the microprocessor 32 for receiving new incoming analog signals and recording over messages already in RAM.
- a timer 52 may be used in place of the trailing edge detector 42.
- the use of a timer is panicuiarly required when the decoder 16b is of the type which emits a single pulse in response to a properly addressed incoming signal.
- the trailing edge detector 42 and the line 44 are eliminated from the circuit and the timer, of conventional design, is connected to the line 43 for receiving the logic high from the input logic buffer
- the timer 52 is initiated by the logic high and upon expiration of a preset period of time, issues a negative pulse to the logic invenor 46 which issues a logic high to the stop line 48 to place the system 10 in the standby mode in the manner already described.
- a message indicator 54 may be included to indicate the arrival of a signal and the indicator 54 may also be employed to indicate that memory space is full.
- the message indicator 54 maybe a light, LED or a device for creating an audible tone. Such devices are well known in the art and do not, per se, form a part of this invention.
- the voice storage system as described herein will find application in medical recording, industrial monitoring, as an electronic note pad and the like in addition to paging systems.
- the ability to transmit and playback at different rates can effect substantial reductions in air time making analog message paging systems practical.
- data which must be transmitted over telephone lines may be transmitted at a slower rate to retain the fidelity of the message and later played back at its normal rate without loss of fidelity.
- FIGS. 14 through 17 illustrate a cellular telephone incorporating an analog-to-digital storage system in accordance with the present invention, as described hereinafter.
- the circuit descriptions with respect to cellular telephones are compatible with either portable hand held or mobile use.
- the general operation of the cellular telephone described herein is typical in the art of cellular telephones other than descriptions relating to capabilities with respect to transmitting and recording messages while the user is away from the unit.
- certain push buttons on a conventional cellular telephone key pad are utilized to perform control operations, accordingly, one such push button is assigned to terminate a call and another is assigned to initiate a call.
- the conventional key pad is also utilized as a DTMF generator for the generation of DTMF tones used to signal remote devices such as credit card dialing or for long distance services.
- another such push button is programmed to activate the analog-to-digital voice storage system cellular telephone prior to leaving the unit.
- FIG. 14 there is illustrated a block diagram of a transceiver circuit 500 of the analog-to-digital voice storage cellular telephone connected to a battery 513.
- the transceiver circuit 500 receives and monitors a control channel frequency transmitted by a remote transmitter.
- the transceiver circuit 500 typically includes a power supply 512 which regulates and distributes the necessary operating voltages.
- the transceiver circuit 500 additionally includes logic circuitry 511 which controls the call processing and switching functions of the cellular telephone.
- voice storage circuitry 510 processes, stores and reproduces messages.
- Audio circuitry 514 is connected to the voice storage circuitry 510 for amplification and switching of both received and transmitted audio messages.
- the transceiver circuit 500 further comprises a receiver 515 for receiving transmissions from a remote cellular transmitter.
- a transmitter 516 transmits signals to a remote cell site receiver.
- the transmitter circuitry 516 and the receiver 515 are duplexed to a common antenna system (not shown) by a duplexer 517.
- the transceiver circuit 500 is commanded by the cent, rat cell site to tune to specific transmit and receive voice channels.
- an operator responds in one of two ways, such as taking the handset of the cellular telephone off the hook or by pushing the send button in response to some type of alert indicator such as in the case of a standard cellular telephone wherein full duplex communications are established.
- an operator enters a phone number and subsequently pushes the send button on the key pad of the cellular telephone handset.
- the transceiver circuit 500 transmits a call request to the remote cellular receiver in a cell system.
- the cell system transmitter transmits specific commands to the transceiver circuit 500 again establishing communications over designated transmit/receive frequencies (channels).
- an operator may push the end button thereby generati.ng an end command request which is transmitted by the transceiver circuit 500 to the cell system wherein the cell system terminates the call.
- a SAT Supervisory Audio Tone
- the transceiver circuit 500 upon receiving the SAT signal, transponds (retransmits) the SAT signal back to the cell system receiver where the tone is analyzed for signal to noise ratio and optionally phase of the SAT signal.
- the SAT signal is used by the cellular system to diagnose audio quality, and the like, for example processing "hand offs" whereby calls are transferred to adjacent .[.cells.].e
- the SAT signal is used in alternate forms to detect .Iadd.a clear channel or .Iaddend.an audio or message pathway in combination with the addition of the voice storage circuit 500 as will be explained in more detail hereinafter.
- the voice storage circuitry 510 comprises call answering and terminating circuitry 518, shown generally in FIG. 15, which automatically answers (telephone "off hook") and terminates (telephone "on hook”) incoming calls while the user is away from the voice storage cellular telephone.
- call answering and terminating circuitry 518 shown generally in FIG. 15, which automatically answers (telephone "off hook") and terminates (telephone "on hook") incoming calls while the user is away from the voice storage cellular telephone.
- switches 528A and 528B are closed.
- a ring counter 520 After a predetermined number of rings produces an enable output signal on line 534.
- the ring counter 520 may preferably be of the kind used with answering machines for standard telephones.
- the counter 520 may be substituted with a timer, or any other means known to those skilled in the art, to produce an enable output signal after a predetermined period of time subsequent to receiving a page or a call.
- a timer 522 is set to disable the enable signal on line 534 after a preset period of time.
- a SAT detector switch 524 which may be of commercially available design used with existing cellular telephone systems, is connected to another switch 528B. When the switch 528B is closed (telephone "off hook"), the SAT detector switch 534 waits to detect a SAT signal and in response thereto produces an enable high on a line 539.
- the output lines 534 and 539, from the ring counter 520 or timer and the SAT detector 524, respectively, are connected to first and second inputs of an AND gate 526.
- the enable signal on line 539 is also connected to the timer 522 on a line 540.
- a ring or page signal from transceiver 500 through switch 528A is input to the ring counter 520, where after a predetermined number of ring, an "off hook" enable pulse through line 531 is produced which ennbles the cellular telephone to answer the call. This is the same as manually pushing the send button to answer the call.
- Ring counter 520 simultaneously produces a continuous enable signal on line 534 to the AND gate 526 and on line 535 to the timer 522.
- the timer 522 Upon receiving a continuous enable signal on line 535, the timer 522 is preset to disable the ring counter 520 after a predetermined period of time if the timer 522 is not interrupted by any other means.
- the timer 522 issues a disable pulse to the ring counter 520 to reset the ring counter to its original state.
- the timer 522 simultaneously sends the disable pulse on line 538 to enable the voice storage cellular telephone to terminate the call. This is the same as manually pushing the end button to end the call.
- the SAT signal indicating .Iadd.a clear channel or .Iaddend.a message path is detected by the SAT detector 524, and the SAT detector 524 produces a continuous enable on line 539 to the AND gate 526.
- the AND gate 526 produces an activation signal upon receiving enable inputs from the ring counter 520 and the SAT detector 524 on lines 534 and 539 simultaneously.
- timer 522 is disable by the enable signal from the SAT detector 524 on line 540.
- the call is answered. If a SAT signal is received before the predetermined period of time clocked by the timer 522 expires, the timer 522 is disabled and both ring counter 520 and SAT detector 524 produce a continuous enable to the AND gate 526 where upon the AND gate produces an activation signal on line 544 to activate the voice storage unit 510, as will be explained in more detail hereinafter.
- FIG. 16 illustrates the audio conversion, switching and control circuitry shown in FIG. 2 and previously described, in conjunction with the call answering and terminating circuitry 518 and additional circuitry of the voice storage cellular telephone.
- FIG. 17 illustrates the overall combination of the circuitry shown in FIG. 15 together with the analog-to-digital storage system previously described and shown in FIG. 7.
- a leading edge detector 543 is coupled to the line 544 for producing a momentary pulse on line 542 connected to a buffer 541.
- the pulse on line 542 activates the switching controller 537 which is connected to the output of the buffer 541.
- the switching controller 537 functions in a manner previously described, such that a continuous enable signal is produced at line 533 when the switching controller 537 is activated by the output of buffer 541.
- a reset switch 527 resets the switching controller 537 upon receiving switching commands from line 110 and line 538 to reset the circuitry to it's original stand by state.
- the play back audio is connected to the transceiver 500 in a manner facilitating transmission of the playback voice message by the transmitter 516.
- a stop command is generated by the processor 32 and a disable signal is produced on line 11 to the reset switch 517.
- the reset switch 527 resets the switching controller 537 to the original stand by state.
- a logic blocking circuitry 546 has been added to isolate the line 30 from the trailing edge detector 42.
- a voice message is transmitted automatically by the transceiver 500 after a specified number of rings.
- the transceiver 500 is adapted to record voice messages as will be explained hereinafter.
- a trailing edge detector 550 is connected to the line 545 for detecting the trailing edge of the activation signal, which occurs at the end of the transmitted voice message. At this time an enable signal is generated on line 555 to activate the record store functions of the digital voice storage circuitry of transceiver 500 in a manner previously described.
- the switching controller 553 simultaneously activates a stop timer 558 for resetting the switching controller 553 after a preset period of time on a line 557.
- a VOX circuit 560 of the type commonly used in the art monitors input analog voice signals on an input line 559.
- the VOX circuit 560 produces a disable output when it detects analog voice messages being input and the disable output resets the stop timer 558.
- the stop timer 558 is also connected to another input line 110. When the stop timer 558 receives a disable signal on the line 110 from the processor 32, the stop timer 558 resets and disables the VOX circuit 560.
- a default switch 554 selects either the record memory for the recording of messages or the play memory for the transmission of an outgoing message. During the "play mode," line 549 is enabled which causes the default switch 554 to select memory 570 (Bank 5). When there is no enabling signal on line 549, the default switch 517 selects the record memory.
- Manual record functions are provided for recording messages dictated by a user or messages from a caller received at the cellular phone and for recording prestored outgoing messages.
- Manual playback functions are provided for playing back previously recorded messages at the voice storage cellular telephone and for re-transmission of such messages. Stop functions are provided to manually stop both record and playback functions.
- Automatic record and playback functions are provided to automatically transmit a pre-stored voice message in response to receiving a call and automatic recording of incoming messages.
- the trailing edge detector 550 may be optionally supplemented with a DTMF decoder coupled to line 559 for decoding received DTMF signals for activating the record circuitry of the processor 32.
- the DTMF decoder which may be of conventional design, should preferably include a comparator circuit for comparing decoded DTMF with a prestored user identification stored in an address register. Another outgoing message can preferably prompt the caller to enter a security code, after which the caller can enter a preassigned number through the keypad of his or her telephone. When the caller's telephone code number matches the prestored identification number, the record message sequence is activated in the manner previously described and the caller's message is recorded. In the event where the caller's identification code does not match the prestored identification code, the decoder generates an "On Hook" enable to break the message path and terminate the call.
- the voice storage system of the present invention prevents unauthorized use of its message storage features and thus advantageously reduces subscribers costs.
- the present invention also monitors the voice channel and disconnects ("on hook") the cellular telephone when a message pathway is interrupted in any way to reduce transmission time billing.
- the voice storage system of the present invention may be incorporated in various communication systems such as two-way radio, telephone, intercom, mobile telephones and the like.
- the voice storage system of the present invention will find application in medical recording, industrial monitoring, as a voice scratchpad and the like, in addition to paging systems.
- the system of the present invention is readily incorporated in various receivers and transmitters/receivers at the time of manufacture or may be incorporated in already existing conventional receivers and transmitters/receivers as an add-on item.
- the system of the present invention has low power requirements and thus is particularly well suited for use in paging systems where the remote receiver must be small and light, and, of necessity, has a limited power supply.
Abstract
Description
Claims (12)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/013,022 USRE34976E (en) | 1987-07-24 | 1993-02-01 | Analog/digital voice storage cellular telephone |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US07/077,496 US4905003A (en) | 1987-07-24 | 1987-07-24 | Analog/digital data storage system |
US11000287A | 1987-10-19 | 1987-10-19 | |
US07/110,201 US4864301A (en) | 1987-07-24 | 1987-10-19 | Variable speed transmission recording and retrieval of data |
US07/338,290 US5003576A (en) | 1987-07-24 | 1989-04-14 | Analog/digital voice storage cellular telephone |
US08/013,022 USRE34976E (en) | 1987-07-24 | 1993-02-01 | Analog/digital voice storage cellular telephone |
Related Parent Applications (3)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US11000287A Continuation-In-Part | 1987-07-24 | 1987-10-19 | |
US07/110,201 Continuation-In-Part US4864301A (en) | 1987-07-24 | 1987-10-19 | Variable speed transmission recording and retrieval of data |
US07/338,290 Reissue US5003576A (en) | 1987-07-24 | 1989-04-14 | Analog/digital voice storage cellular telephone |
Publications (1)
Publication Number | Publication Date |
---|---|
USRE34976E true USRE34976E (en) | 1995-06-20 |
Family
ID=27491346
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
US08/013,022 Expired - Lifetime USRE34976E (en) | 1987-07-24 | 1993-02-01 | Analog/digital voice storage cellular telephone |
Country Status (1)
Country | Link |
---|---|
US (1) | USRE34976E (en) |
Cited By (21)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5649305A (en) * | 1993-12-28 | 1997-07-15 | Nec Corporation | Memory call origination system for automatically originating a call to a calling party |
US6173254B1 (en) * | 1998-08-18 | 2001-01-09 | Denso Corporation, Ltd. | Recorded message playback system for a variable bit rate system |
US6243594B1 (en) | 1999-06-09 | 2001-06-05 | Shimon Silberfenig | Combination cellular telephone and sound storage device and method of use |
US6304763B1 (en) * | 1997-06-05 | 2001-10-16 | Motorola, Inc. | Communication device having multiple displays and method of operating the same |
USRE37618E1 (en) | 1987-07-24 | 2002-04-02 | Richard J. Helferich | Analog/digital data storage system |
US20020132612A1 (en) * | 2000-11-29 | 2002-09-19 | Miruka Ishii | Data transmission-reception system and data transmission-reception method |
US20030054802A1 (en) * | 2000-12-22 | 2003-03-20 | Mobilink Telecom, Inc. | Methods of recording voice signals in a mobile set |
US20030087675A1 (en) * | 1992-04-13 | 2003-05-08 | Koninklijke Philips Electronics N.V. | Speech recognition system for electronic switches in a non-wireline communications network |
US20030119487A1 (en) * | 2001-12-20 | 2003-06-26 | Silvester Kelan C | Method and appparatus for providing a wireless communication device with local audio signal storage |
US20030235407A1 (en) * | 2002-06-21 | 2003-12-25 | Koninklijke Philips Electronics N.V. | System and method for queuing and presenting audio messages |
US6853651B1 (en) | 1999-06-17 | 2005-02-08 | Cingular Wireless Ii, Inc. | System and method for outbox-capable wireless transmission |
US20050100140A1 (en) * | 2003-11-07 | 2005-05-12 | Wei-Sheng Tsai | Automatic phone-answering method by ring duration |
US20050154494A1 (en) * | 2003-09-26 | 2005-07-14 | Osman Ahmed | Integrated building environment data system |
US20050164652A1 (en) * | 1997-09-19 | 2005-07-28 | Helferich Richard J. | Paging transceivers and methods for selectively retrieving messages |
US20060040683A1 (en) * | 2004-08-18 | 2006-02-23 | Nokia Corporation | Cellular radio telecommunications terminal, a system, a method, a computer program and a user interface |
US20080311882A1 (en) * | 1994-10-27 | 2008-12-18 | Zoltar Satellite Alarm Systems | Multi-hazard alarm system using selectable power-level transmission and localization |
US7499716B2 (en) | 1997-09-19 | 2009-03-03 | Wireless Science, Llc | System and method for delivering information to a transmitting and receiving device |
US7627305B2 (en) | 1999-03-29 | 2009-12-01 | Wireless Science, Llc | Systems and methods for adding information to a directory stored in a mobile device |
US8107601B2 (en) | 1997-09-19 | 2012-01-31 | Wireless Science, Llc | Wireless messaging system |
US8116743B2 (en) | 1997-12-12 | 2012-02-14 | Wireless Science, Llc | Systems and methods for downloading information to a mobile device |
US20140357235A1 (en) * | 2012-02-21 | 2014-12-04 | Tencent Technology (Shenzhen) Company Limited | Method and System for Transferring Speech Information |
Citations (51)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3073896A (en) * | 1960-05-31 | 1963-01-15 | Bell Telephone Labor Inc | Video interchange by digital band and scan conversions |
US3219934A (en) * | 1962-09-25 | 1965-11-23 | Meguer V Kalfaian | Frequency conversion system |
US3349184A (en) * | 1965-05-17 | 1967-10-24 | Harvey L Morgan | Bandwidth compression and expansion by frequency division and multiplication |
US3437760A (en) * | 1962-03-09 | 1969-04-08 | Fujitsu Ltd | Pulse code modulation repeaters |
US3466392A (en) * | 1966-03-03 | 1969-09-09 | Ibm | Vestigial sideband frequency shift keying modem |
US3470472A (en) * | 1966-10-05 | 1969-09-30 | Tokyo Shibaura Electric Co | Transceiver using common compression amplifier for transmission and reception |
US3651413A (en) * | 1969-09-29 | 1972-03-21 | Keith H Wycoff | Communication receiver incorporating tone operated pulser circuit and electronic switch |
US3654560A (en) * | 1970-06-26 | 1972-04-04 | Keithley Instruments | Drift compensated circuit |
US3659048A (en) * | 1970-04-30 | 1972-04-25 | Westinghouse Electric Corp | Digital frequency change control system |
US3662380A (en) * | 1970-03-02 | 1972-05-09 | Biomation Inc | Transient recorder |
US3716848A (en) * | 1970-11-23 | 1973-02-13 | E Pawlikowski | Small portable paging receiver with audio recording and reproducing facilities |
US3731279A (en) * | 1971-07-29 | 1973-05-01 | J Halsall | Control systems |
US3740488A (en) * | 1971-01-13 | 1973-06-19 | Westinghouse Electric Corp | Inductive loop through-the-earth communication system |
US3783384A (en) * | 1969-09-29 | 1974-01-01 | K Wycoff | High speed selective calling communication system having low drain receiver |
US3909811A (en) * | 1974-05-17 | 1975-09-30 | Acurex Corp | Multiplexed telemetering system for a plurality of signal sources |
US3936610A (en) * | 1971-08-13 | 1976-02-03 | Cambridge Research And Development Group | Dual delay line storage sound signal processor |
US3947832A (en) * | 1970-05-29 | 1976-03-30 | Bergwerksverband Gmbh | System for protecting persons underground from dangerous areas |
US3950607A (en) * | 1973-04-30 | 1976-04-13 | Colorado Video, Inc. | Bandwidth compression system and method |
US3958235A (en) * | 1974-07-26 | 1976-05-18 | Duffy Francis A | Light emitting diode display apparatus and system |
US4042906A (en) * | 1973-10-29 | 1977-08-16 | Texas Instruments Incorporated | Automatic data acquisition method and system |
DE2715332A1 (en) * | 1977-04-06 | 1978-10-12 | Standard Elektrik Lorenz Ag | Digital data transmission system - has A=D converter to allow data buffer memories at transmitter and receiver to handle voice signals |
US4124773A (en) * | 1976-11-26 | 1978-11-07 | Robin Elkins | Audio storage and distribution system |
US4181893A (en) * | 1975-06-26 | 1980-01-01 | Motorola, Inc. | Battery saver for a tone coded signalling system |
US4233500A (en) * | 1977-10-07 | 1980-11-11 | Phillips Petroleum Company | Method and apparatus for providing a digital output in response to an analog input and for providing an analog output in response to a digital input |
US4264898A (en) * | 1978-02-27 | 1981-04-28 | The Bendix Corporation | Analog to digital converter for electronic engine control systems |
US4356519A (en) * | 1980-02-25 | 1982-10-26 | Cogdell Jr Lawrence A | Portable answering device |
US4371752A (en) * | 1979-11-26 | 1983-02-01 | Ecs Telecommunications, Inc. | Electronic audio communication system |
US4408099A (en) * | 1980-06-13 | 1983-10-04 | Nippon Electric Co., Ltd. | Radio paging system capable of accepting message with access of paging receiver |
US4443787A (en) * | 1980-01-30 | 1984-04-17 | Hans List | Apparatus for measuring the angular position of a shaft |
US4468813A (en) * | 1982-12-06 | 1984-08-28 | Motorola, Inc. | Digital voice storage system |
US4479124A (en) * | 1979-09-20 | 1984-10-23 | Texas Instruments Incorporated | Synthesized voice radio paging system |
US4495647A (en) * | 1982-12-06 | 1985-01-22 | Motorola, Inc. | Digital voice storage mobile |
US4499567A (en) * | 1982-06-21 | 1985-02-12 | Armstrong Carl R | Radio actuated record controller device |
GB2143705A (en) * | 1983-07-18 | 1985-02-13 | Hashimoto Corp | Automatic digital telephone answering apparatus |
US4518827A (en) * | 1981-10-05 | 1985-05-21 | Oki Electric Industry Co., Ltd. | Telephone answering and message recording system |
US4549047A (en) * | 1982-07-22 | 1985-10-22 | Voicemail International, Inc. | Digitized voice message storage system |
US4573140A (en) * | 1983-03-30 | 1986-02-25 | Voicetek Corporation | Method of and apparatus for voice communication storage and forwarding with simultaneous access to multiple users |
US4602129A (en) * | 1979-11-26 | 1986-07-22 | Vmx, Inc. | Electronic audio communications system with versatile message delivery |
JPS61294961A (en) * | 1985-06-21 | 1986-12-25 | Nec Corp | Voice storage system |
US4652857A (en) * | 1983-04-29 | 1987-03-24 | Meiksin Zvi H | Method and apparatus for transmitting wide-bandwidth frequency signals from mines and other power restricted environments |
GB2181624A (en) * | 1985-08-31 | 1987-04-23 | Vanderhoff Plc | Mobile telephone answering and recording apparatus |
US4673916A (en) * | 1982-03-26 | 1987-06-16 | Victor Company Of Japan, Limited | Method and system for decoding a digital signal using a variable frequency low-pass filter |
US4695825A (en) * | 1986-04-28 | 1987-09-22 | Metme Communications | Analog-digital conversion system |
JPS6346044A (en) * | 1986-08-13 | 1988-02-26 | Canon Inc | Automatic answering telephone set |
US4731811A (en) * | 1984-10-02 | 1988-03-15 | Regie Nationale Des Usines Renault | Radiotelephone system, particularly for motor vehicles |
US4742560A (en) * | 1985-03-19 | 1988-05-03 | Oki Electric Industry Co., Ltd. | Mobile radio unit in cellular wide range mobile communication system |
US4763207A (en) * | 1985-10-15 | 1988-08-09 | R. R. Donnelley & Sons Company | Digital method and system for reproducing analog data |
US4772873A (en) * | 1985-08-30 | 1988-09-20 | Digital Recorders, Inc. | Digital electronic recorder/player |
EP0297368A2 (en) * | 1987-06-30 | 1989-01-04 | Motorola, Inc. | Digitized stored voice paging receiver |
WO1989001264A1 (en) * | 1987-07-24 | 1989-02-09 | Helferich Richard J | Analog/digital data storage system |
US4998291A (en) * | 1987-11-30 | 1991-03-05 | Kabushiki Kaisha Toshiba | Radio telephone apparatus |
-
1993
- 1993-02-01 US US08/013,022 patent/USRE34976E/en not_active Expired - Lifetime
Patent Citations (52)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3073896A (en) * | 1960-05-31 | 1963-01-15 | Bell Telephone Labor Inc | Video interchange by digital band and scan conversions |
US3437760A (en) * | 1962-03-09 | 1969-04-08 | Fujitsu Ltd | Pulse code modulation repeaters |
US3219934A (en) * | 1962-09-25 | 1965-11-23 | Meguer V Kalfaian | Frequency conversion system |
US3349184A (en) * | 1965-05-17 | 1967-10-24 | Harvey L Morgan | Bandwidth compression and expansion by frequency division and multiplication |
US3466392A (en) * | 1966-03-03 | 1969-09-09 | Ibm | Vestigial sideband frequency shift keying modem |
US3470472A (en) * | 1966-10-05 | 1969-09-30 | Tokyo Shibaura Electric Co | Transceiver using common compression amplifier for transmission and reception |
US3651413A (en) * | 1969-09-29 | 1972-03-21 | Keith H Wycoff | Communication receiver incorporating tone operated pulser circuit and electronic switch |
US3783384A (en) * | 1969-09-29 | 1974-01-01 | K Wycoff | High speed selective calling communication system having low drain receiver |
US3662380A (en) * | 1970-03-02 | 1972-05-09 | Biomation Inc | Transient recorder |
US3659048A (en) * | 1970-04-30 | 1972-04-25 | Westinghouse Electric Corp | Digital frequency change control system |
US3947832A (en) * | 1970-05-29 | 1976-03-30 | Bergwerksverband Gmbh | System for protecting persons underground from dangerous areas |
US3654560A (en) * | 1970-06-26 | 1972-04-04 | Keithley Instruments | Drift compensated circuit |
US3716848A (en) * | 1970-11-23 | 1973-02-13 | E Pawlikowski | Small portable paging receiver with audio recording and reproducing facilities |
US3740488A (en) * | 1971-01-13 | 1973-06-19 | Westinghouse Electric Corp | Inductive loop through-the-earth communication system |
US3731279A (en) * | 1971-07-29 | 1973-05-01 | J Halsall | Control systems |
US3936610A (en) * | 1971-08-13 | 1976-02-03 | Cambridge Research And Development Group | Dual delay line storage sound signal processor |
US3950607A (en) * | 1973-04-30 | 1976-04-13 | Colorado Video, Inc. | Bandwidth compression system and method |
US4042906A (en) * | 1973-10-29 | 1977-08-16 | Texas Instruments Incorporated | Automatic data acquisition method and system |
US3909811A (en) * | 1974-05-17 | 1975-09-30 | Acurex Corp | Multiplexed telemetering system for a plurality of signal sources |
US3958235A (en) * | 1974-07-26 | 1976-05-18 | Duffy Francis A | Light emitting diode display apparatus and system |
US4181893A (en) * | 1975-06-26 | 1980-01-01 | Motorola, Inc. | Battery saver for a tone coded signalling system |
US4124773A (en) * | 1976-11-26 | 1978-11-07 | Robin Elkins | Audio storage and distribution system |
DE2715332A1 (en) * | 1977-04-06 | 1978-10-12 | Standard Elektrik Lorenz Ag | Digital data transmission system - has A=D converter to allow data buffer memories at transmitter and receiver to handle voice signals |
US4233500A (en) * | 1977-10-07 | 1980-11-11 | Phillips Petroleum Company | Method and apparatus for providing a digital output in response to an analog input and for providing an analog output in response to a digital input |
US4264898A (en) * | 1978-02-27 | 1981-04-28 | The Bendix Corporation | Analog to digital converter for electronic engine control systems |
US4479124A (en) * | 1979-09-20 | 1984-10-23 | Texas Instruments Incorporated | Synthesized voice radio paging system |
US4371752A (en) * | 1979-11-26 | 1983-02-01 | Ecs Telecommunications, Inc. | Electronic audio communication system |
US4640991A (en) * | 1979-11-26 | 1987-02-03 | Vmx, Inc. | Electronic audio communications systems network |
US4602129A (en) * | 1979-11-26 | 1986-07-22 | Vmx, Inc. | Electronic audio communications system with versatile message delivery |
US4443787A (en) * | 1980-01-30 | 1984-04-17 | Hans List | Apparatus for measuring the angular position of a shaft |
US4356519A (en) * | 1980-02-25 | 1982-10-26 | Cogdell Jr Lawrence A | Portable answering device |
US4408099A (en) * | 1980-06-13 | 1983-10-04 | Nippon Electric Co., Ltd. | Radio paging system capable of accepting message with access of paging receiver |
US4518827A (en) * | 1981-10-05 | 1985-05-21 | Oki Electric Industry Co., Ltd. | Telephone answering and message recording system |
US4673916A (en) * | 1982-03-26 | 1987-06-16 | Victor Company Of Japan, Limited | Method and system for decoding a digital signal using a variable frequency low-pass filter |
US4499567A (en) * | 1982-06-21 | 1985-02-12 | Armstrong Carl R | Radio actuated record controller device |
US4549047A (en) * | 1982-07-22 | 1985-10-22 | Voicemail International, Inc. | Digitized voice message storage system |
US4468813A (en) * | 1982-12-06 | 1984-08-28 | Motorola, Inc. | Digital voice storage system |
US4495647A (en) * | 1982-12-06 | 1985-01-22 | Motorola, Inc. | Digital voice storage mobile |
US4573140A (en) * | 1983-03-30 | 1986-02-25 | Voicetek Corporation | Method of and apparatus for voice communication storage and forwarding with simultaneous access to multiple users |
US4652857A (en) * | 1983-04-29 | 1987-03-24 | Meiksin Zvi H | Method and apparatus for transmitting wide-bandwidth frequency signals from mines and other power restricted environments |
GB2143705A (en) * | 1983-07-18 | 1985-02-13 | Hashimoto Corp | Automatic digital telephone answering apparatus |
US4731811A (en) * | 1984-10-02 | 1988-03-15 | Regie Nationale Des Usines Renault | Radiotelephone system, particularly for motor vehicles |
US4742560A (en) * | 1985-03-19 | 1988-05-03 | Oki Electric Industry Co., Ltd. | Mobile radio unit in cellular wide range mobile communication system |
JPS61294961A (en) * | 1985-06-21 | 1986-12-25 | Nec Corp | Voice storage system |
US4772873A (en) * | 1985-08-30 | 1988-09-20 | Digital Recorders, Inc. | Digital electronic recorder/player |
GB2181624A (en) * | 1985-08-31 | 1987-04-23 | Vanderhoff Plc | Mobile telephone answering and recording apparatus |
US4763207A (en) * | 1985-10-15 | 1988-08-09 | R. R. Donnelley & Sons Company | Digital method and system for reproducing analog data |
US4695825A (en) * | 1986-04-28 | 1987-09-22 | Metme Communications | Analog-digital conversion system |
JPS6346044A (en) * | 1986-08-13 | 1988-02-26 | Canon Inc | Automatic answering telephone set |
EP0297368A2 (en) * | 1987-06-30 | 1989-01-04 | Motorola, Inc. | Digitized stored voice paging receiver |
WO1989001264A1 (en) * | 1987-07-24 | 1989-02-09 | Helferich Richard J | Analog/digital data storage system |
US4998291A (en) * | 1987-11-30 | 1991-03-05 | Kabushiki Kaisha Toshiba | Radio telephone apparatus |
Non-Patent Citations (12)
Title |
---|
Advertisement for "SHINWA" distributed by ICM Communications, Radio Communications Report, vol. 6, No. 8, Apr. 15, 1987, p. 28 "Mobile and Pager," pp. 37-38. |
Advertisement for "Two tone, tone and voice Pagers," distributed by ICM Communication, Radio Communications Report, Oct. 16, 1988, p. 15. |
Advertisement for SHINWA distributed by ICM Communications, Radio Communications Report, vol. 6, No. 8, Apr. 15, 1987, p. 28 Mobile and Pager, pp. 37 38. * |
Advertisement for Two tone, tone and voice Pagers, distributed by ICM Communication, Radio Communications Report, Oct. 16, 1988, p. 15. * |
Frank Goodenough, "Analog EEPROMs Store 16 Seconds of Audio on Silicon Die 1/10 The Area Digital EEPROMs Need To Do The Job," Electronic Design, Jan. 31, 1991, pp. 39-44. |
Frank Goodenough, Analog EEPROMs Store 16 Seconds of Audio on Silicon Die 1/10 The Area Digital EEPROMs Need To Do The Job, Electronic Design, Jan. 31, 1991, pp. 39 44. * |
Information Storage Devices, Inc., "Single Chip Voice Message System"; ISD 1016 Series, Mar./1991, pp. 1-8. |
Information Storage Devices, Inc., Single Chip Voice Message System ; ISD 1016 Series, Mar./1991, pp. 1 8. * |
The Engineering Staff of Analog Devices, Inc. Analog/Digital Conversion Handbook, Jun. 1972, pp. I 2&3; I 841 to 109; II 46 to II 53. * |
The Engineering Staff of Analog Devices, Inc. Analog/Digital Conversion Handbook, Jun. 1972, pp. I-2&3; I-841 to 109; II-46 to II-53. |
Z. H. Meiksin and Philip C./Thackray, Electronic Design with off the Shelf Integrated Circuits, Parker Publishing Company, Inc. 1980, pp. 170 172. * |
Z. H. Meiksin and Philip C./Thackray, Electronic Design with off-the Shelf Integrated Circuits, Parker Publishing Company, Inc. 1980, pp. 170-172. |
Cited By (56)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
USRE37618E1 (en) | 1987-07-24 | 2002-04-02 | Richard J. Helferich | Analog/digital data storage system |
US20030087675A1 (en) * | 1992-04-13 | 2003-05-08 | Koninklijke Philips Electronics N.V. | Speech recognition system for electronic switches in a non-wireline communications network |
US7551944B2 (en) | 1992-04-13 | 2009-06-23 | Nuance Communications, Inc. | Speech recognition system for electronic switches in a non-wireline communications network |
US5649305A (en) * | 1993-12-28 | 1997-07-15 | Nec Corporation | Memory call origination system for automatically originating a call to a calling party |
US8149112B2 (en) | 1994-10-27 | 2012-04-03 | Mosaid Technologies Incorporated | Multi-hazard alarm system using selectable power-level transmission and localization |
US20080311882A1 (en) * | 1994-10-27 | 2008-12-18 | Zoltar Satellite Alarm Systems | Multi-hazard alarm system using selectable power-level transmission and localization |
US6304763B1 (en) * | 1997-06-05 | 2001-10-16 | Motorola, Inc. | Communication device having multiple displays and method of operating the same |
US8134450B2 (en) | 1997-09-19 | 2012-03-13 | Wireless Science, Llc | Content provision to subscribers via wireless transmission |
US8224294B2 (en) | 1997-09-19 | 2012-07-17 | Wireless Science, Llc | System and method for delivering information to a transmitting and receiving device |
US9560502B2 (en) | 1997-09-19 | 2017-01-31 | Wireless Science, Llc | Methods of performing actions in a cell phone based on message parameters |
US9167401B2 (en) | 1997-09-19 | 2015-10-20 | Wireless Science, Llc | Wireless messaging and content provision systems and methods |
US7843314B2 (en) | 1997-09-19 | 2010-11-30 | Wireless Science, Llc | Paging transceivers and methods for selectively retrieving messages |
US9071953B2 (en) | 1997-09-19 | 2015-06-30 | Wireless Science, Llc | Systems and methods providing advertisements to a cell phone based on location and external temperature |
US8560006B2 (en) | 1997-09-19 | 2013-10-15 | Wireless Science, Llc | System and method for delivering information to a transmitting and receiving device |
US8498387B2 (en) | 1997-09-19 | 2013-07-30 | Wireless Science, Llc | Wireless messaging systems and methods |
US20050164652A1 (en) * | 1997-09-19 | 2005-07-28 | Helferich Richard J. | Paging transceivers and methods for selectively retrieving messages |
US20050164654A1 (en) * | 1997-09-19 | 2005-07-28 | Helferich Richard J. | Paging transceivers and methods for selectively retrieving messages |
US8374585B2 (en) | 1997-09-19 | 2013-02-12 | Wireless Science, Llc | System and method for delivering information to a transmitting and receiving device |
US8355702B2 (en) | 1997-09-19 | 2013-01-15 | Wireless Science, Llc | System and method for delivering information to a transmitting and receiving device |
US8295450B2 (en) | 1997-09-19 | 2012-10-23 | Wireless Science, Llc | Wireless messaging system |
US7835757B2 (en) | 1997-09-19 | 2010-11-16 | Wireless Science, Llc | System and method for delivering information to a transmitting and receiving device |
US7499716B2 (en) | 1997-09-19 | 2009-03-03 | Wireless Science, Llc | System and method for delivering information to a transmitting and receiving device |
US8107601B2 (en) | 1997-09-19 | 2012-01-31 | Wireless Science, Llc | Wireless messaging system |
US8116741B2 (en) | 1997-09-19 | 2012-02-14 | Wireless Science, Llc | System and method for delivering information to a transmitting and receiving device |
US7403787B2 (en) | 1997-09-19 | 2008-07-22 | Richard J. Helferich | Paging transceivers and methods for selectively retrieving messages |
US7376432B2 (en) | 1997-09-19 | 2008-05-20 | Wireless Science, Llc | Paging transceivers and methods for selectively retrieving messages |
US8116743B2 (en) | 1997-12-12 | 2012-02-14 | Wireless Science, Llc | Systems and methods for downloading information to a mobile device |
US6173254B1 (en) * | 1998-08-18 | 2001-01-09 | Denso Corporation, Ltd. | Recorded message playback system for a variable bit rate system |
US8099046B2 (en) | 1999-03-29 | 2012-01-17 | Wireless Science, Llc | Method for integrating audio and visual messaging |
US7627305B2 (en) | 1999-03-29 | 2009-12-01 | Wireless Science, Llc | Systems and methods for adding information to a directory stored in a mobile device |
US7957695B2 (en) | 1999-03-29 | 2011-06-07 | Wireless Science, Llc | Method for integrating audio and visual messaging |
US6243594B1 (en) | 1999-06-09 | 2001-06-05 | Shimon Silberfenig | Combination cellular telephone and sound storage device and method of use |
US6853651B1 (en) | 1999-06-17 | 2005-02-08 | Cingular Wireless Ii, Inc. | System and method for outbox-capable wireless transmission |
US7224961B2 (en) * | 2000-11-29 | 2007-05-29 | Sony Corporation | Data transmission-reception system and data transmission-reception method |
US20020132612A1 (en) * | 2000-11-29 | 2002-09-19 | Miruka Ishii | Data transmission-reception system and data transmission-reception method |
US7242924B2 (en) | 2000-12-22 | 2007-07-10 | Broadcom Corp. | Methods of recording voice signals in a mobile set |
US20100093314A1 (en) * | 2000-12-22 | 2010-04-15 | Broadcom Corporation | Methods of recording voice signals in a mobile set |
US20040192259A1 (en) * | 2000-12-22 | 2004-09-30 | Fei Xie | Methods of recording voice signals in a mobile set |
US7136630B2 (en) | 2000-12-22 | 2006-11-14 | Broadcom Corporation | Methods of recording voice signals in a mobile set |
US20070049327A1 (en) * | 2000-12-22 | 2007-03-01 | Broadcom Corporation | Methods of recording voice signals in a mobile set |
US20030054802A1 (en) * | 2000-12-22 | 2003-03-20 | Mobilink Telecom, Inc. | Methods of recording voice signals in a mobile set |
US20080027724A1 (en) * | 2000-12-22 | 2008-01-31 | Fei Xie | Methods of recording voice signals in a mobile set |
US7289791B2 (en) | 2000-12-22 | 2007-10-30 | Broadcom Corporation | Methods of recording voice signals in a mobile set |
US8090404B2 (en) | 2000-12-22 | 2012-01-03 | Broadcom Corporation | Methods of recording voice signals in a mobile set |
US7822408B2 (en) | 2000-12-22 | 2010-10-26 | Broadcom Corporation | Methods of recording voice signals in a mobile set |
US7634254B2 (en) | 2000-12-22 | 2009-12-15 | Broadcom Corporation | Methods of recording voice signals in a mobile set |
US7697921B2 (en) | 2000-12-22 | 2010-04-13 | Broadcom Corporation | Methods of recording voice signals in a mobile set |
US6879822B2 (en) * | 2001-12-20 | 2005-04-12 | Intel Corporation | Method and apparatus for providing a wireless communication device with local audio signal storage |
US20030119487A1 (en) * | 2001-12-20 | 2003-06-26 | Silvester Kelan C | Method and appparatus for providing a wireless communication device with local audio signal storage |
US7280133B2 (en) * | 2002-06-21 | 2007-10-09 | Koninklijke Philips Electronics, N.V. | System and method for queuing and presenting audio messages |
US20030235407A1 (en) * | 2002-06-21 | 2003-12-25 | Koninklijke Philips Electronics N.V. | System and method for queuing and presenting audio messages |
US20050154494A1 (en) * | 2003-09-26 | 2005-07-14 | Osman Ahmed | Integrated building environment data system |
US20050100140A1 (en) * | 2003-11-07 | 2005-05-12 | Wei-Sheng Tsai | Automatic phone-answering method by ring duration |
US20060040683A1 (en) * | 2004-08-18 | 2006-02-23 | Nokia Corporation | Cellular radio telecommunications terminal, a system, a method, a computer program and a user interface |
US20140357235A1 (en) * | 2012-02-21 | 2014-12-04 | Tencent Technology (Shenzhen) Company Limited | Method and System for Transferring Speech Information |
US9232371B2 (en) * | 2012-02-21 | 2016-01-05 | Tencent Technology (Shenzhen) Company Limited | Method and system for transferring speech information |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5003576A (en) | Analog/digital voice storage cellular telephone | |
USRE34976E (en) | Analog/digital voice storage cellular telephone | |
US4905003A (en) | Analog/digital data storage system | |
US7035666B2 (en) | Combination cellular telephone, sound storage device, and email communication device | |
JPH0818652A (en) | Automatic answering telephone set | |
USRE37618E1 (en) | Analog/digital data storage system | |
EP0377581B1 (en) | Analog/digital data storage system | |
JP2594277B2 (en) | Wireless telephone equipment | |
KR940007907B1 (en) | Automatic dialing and voice message telephone and controlling method thereof | |
US6888926B2 (en) | Extension telephone answering device and system employing same | |
JPH01215169A (en) | Automatic answering telephone set | |
JP3321810B2 (en) | Cordless telephone | |
JPH05130214A (en) | Automatic answering telephone system | |
JP3206053B2 (en) | Communication device | |
JPH09163456A (en) | Digital cordless telephone system | |
JPH07240723A (en) | Digital audio-memory communication system | |
JPH01297950A (en) | Cordless telephone set | |
JPH0766862A (en) | Telephone set | |
JPH01238353A (en) | Automatic answering telephone set | |
JPH10210136A (en) | Portable telephone set | |
KR19980049447A (en) | Emergency call method using answering machine | |
JPH07131516A (en) | Cellular cordless telephone system | |
JPH06237292A (en) | Automatic answering telephone equipment | |
JPH0818651A (en) | Telephone set | |
JPH02149176A (en) | Automatic message transmission system for telephone set |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
AS | Assignment |
Owner name: PATENT CO., LTD, DELAWARE Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:HELFERICH, RICHARD J.;SCHWARTZ, MARTIN A., REVOCABLE (LIVING) 1991 TRUST;REEL/FRAME:007795/0620 Effective date: 19950808 |
|
AS | Assignment |
Owner name: READYCOM, INC., NORTH CAROLINA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:PATENT CO., LTD.;REEL/FRAME:007863/0833 Effective date: 19951002 |
|
AS | Assignment |
Owner name: STROME, MARK E., CALIFORNIA Free format text: SECURITY AGREEMENT;ASSIGNOR:READYCOM, INC.;REEL/FRAME:008146/0675 Effective date: 19960919 |
|
AS | Assignment |
Owner name: BUFFA, ANTHONY, CONNECTICUT Free format text: MEMORANDUM OF SECURITY INTEREST;ASSIGNOR:READYCOM, INC.;REEL/FRAME:009367/0449 Effective date: 19980722 Owner name: TRAPANI, ANTHONY, NEW YORK Free format text: MEMORANDUM OF SECURITY INTEREST;ASSIGNOR:READYCOM, INC.;REEL/FRAME:009367/0449 Effective date: 19980722 |
|
AS | Assignment |
Owner name: TRANSAMERICA BUSINESS CREDIT CORP., CONNECTICUT Free format text: SECURITY AGREEMENT;ASSIGNOR:READYCOM, INC.;REEL/FRAME:009396/0370 Effective date: 19980811 |
|
FPAY | Fee payment |
Year of fee payment: 8 |
|
AS | Assignment |
Owner name: HELFERICH, RICHARD C/O HELFERICH DESIGNS OF FLORID Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:READYCOM, INC.;REEL/FRAME:010086/0362 Effective date: 19990628 Owner name: THOMPSON TRUST, CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:READYCOM, INC.;REEL/FRAME:010086/0362 Effective date: 19990628 Owner name: HELFERICH, RICHARD, NORTH CAROLINA Free format text: SECURITY INTEREST;ASSIGNOR:READYCOM, INC.;REEL/FRAME:010086/0354 Effective date: 19990607 Owner name: STROME, MARK E., CALIFORNIA Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:READYCOM, INC.;REEL/FRAME:010086/0362 Effective date: 19990628 Owner name: THOMPSON TRUST, CALIFORNIA Free format text: SECURITY INTEREST;ASSIGNOR:READYCOM, INC.;REEL/FRAME:010086/0354 Effective date: 19990607 |
|
FPAY | Fee payment |
Year of fee payment: 12 |