|Publication number||USRE35472 E|
|Application number||US 08/192,104|
|Publication date||Mar 11, 1997|
|Filing date||Feb 4, 1994|
|Priority date||May 17, 1989|
|Also published as||DE69029680D1, DE69029680T2, EP0398418A2, EP0398418A3, EP0398418B1, US5086299|
|Publication number||08192104, 192104, US RE35472 E, US RE35472E, US-E-RE35472, USRE35472 E, USRE35472E|
|Inventors||Giulio Frigerio, Alessandro Cremonesi|
|Original Assignee||Sgs-Thomson Microelectronics, S.R.L.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (35), Classifications (6), Legal Events (2)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention relates to a high speed analog-to-digital converter .Iadd.and to a method for analog-to-digital conversion. .Iaddend.
Recent developments in the field of digital .[.techniques for the.]. .Iadd.signal .Iaddend.processing .[.of signals.]. have increased interest .[.for.]. .Iadd.in .Iaddend.high speed conversion.
In particular.Iadd., .Iaddend.the processing of signals in the video band creates the need of converters with a .[.band width.]. .Iadd.bandwidth of .Iaddend.10-50 Mhz and dynamic range .[.field.]. .Iadd.range .Iaddend.of 8 bits.
An integrated approach for a digitization system requires the implementation, inside the conversion device itself, of several preprocessing functions.
In .[.such sector.]. .Iadd.this art, .Iaddend.the use is known of flash (or instantaneous) converters having one or two steps. In particular.Iadd., .Iaddend.a single-step flash converter allows the use of conversion speeds of 120 Ms/sec (Megasamples per second) with bipolar technology and of 20 Ms/sec with CMOS technology. This approach does, however, have some drawbacks in terms of dissipated power, silicon area, .Iadd.and .Iaddend.high capacitative load at input.
Such drawbacks are overcome in part by using flash converters having two conversion steps. In this case the conversion operation provides for a first step of rough conversion of the sampled input signal, whereby there are obtained the four most significant bits of the signal at output, and a second step which receives at input a signal equal to the difference between the sampled input signal and the output signal of the first conversion step, reconverted to analog, and .[.operates.]. .Iadd.performs .Iaddend.a fine conversion completing the digital output signal with the four least significant bits.
The use of such two-step conversion devices unfortunately requires conversion times which are longer with respect to the use of single-step converters. It is in fact necessary to execute two successive flash conversions, .[.reconvert to analog.]. .Iadd.including reconverting .Iaddend.the result of the first conversion operation .Iadd.to analog .Iaddend.and .[.execute.]. .Iadd.executing .Iaddend.a subtraction before the second fine conversion step.
The object of the present invention is thus to accomplish an analog-to-digital converter with a very high conversion speed .[.,.]. (.Iadd.e.g. .Iaddend.around 50 Ms/sec in .[.the.]. CMOS technology).Iadd., .Iaddend.which has low input capacitance, low power dissipation.Iadd., .Iaddend.and .[.optimization.]. .Iadd.optimal use .Iaddend.of .[.the.]. silicon area .[.used.]..
According to .Iadd.an illustrated embodiment of .Iaddend.the invention.Iadd.,.Iaddend.such object is accomplished by means of a converter, characterized in that it comprises a plurality of comparison cells which in successive steps determine the four most significant bits of the conversion and then the four least significant bits after the more significant bits have been reconverted to analog and .[.their subsequent subtraction.]. .Iadd.then subtracted .Iaddend.from the input signal.
In particular.Iadd., .Iaddend.each of said comparison cells is constituted by a comparator with the input connected to an intermediate branch point between two condensers in series, .Iadd.the first .Iaddend.one of which is supplied in a first step with an input signal, in a second step with a first reference voltage different for each cell.Iadd., .Iaddend.and in a third step with a selected reference voltage equal to that of said first reference voltages which approximates said input signal .[.downwards.]. .Iadd.from below .Iaddend.with the highest accuracy, .[.and by a .]. .Iadd.with the .Iaddend.second condenser .[.which is.]. .Iadd.being .Iaddend.grounded during said first and second steps, .[.while.]. .Iadd.and connected, .Iaddend.during the third step .[.it is connected.]. .Iadd., .Iaddend.to one .[.respective.]. of a plurality of second reference voltages .Iadd.which are .Iaddend.submultiples of said first reference voltage .Iadd.(e.g. Vr'=Vr/16).Iaddend..
In this way the result is obtained that a single group of comparators accomplishes both analog-to-digital conversion operations, .Iadd.as well as .Iaddend.the operation of intermediate digital-to-analog reconversion of the output signal from the first step of analog-to-digital conversion and .[.that.]. .Iadd.the operation .Iaddend.of subtraction of .[.said signal.]. .Iadd.the .Iaddend.reconverted .[.to.]. analog .Iadd.signal .Iaddend.from the input signal, which in normal two-step flash converters are accomplished by two groups of comparators with a digital-to-analog converter and subtractor connected in between. There follow .[.favourable.]. .Iadd.favorable .Iaddend.results especially in terms of the speed of conversion, of the use of the silicon area and of power dissipation.
These and other features of the present invention shall be made evident by the following detailed description of an embodiment illustrated as an example in the enclosed .[.drawing.]. .Iadd.drawings..Iaddend.
.[.The FIGURE.]. .Iadd.FIG. 1 .Iaddend.is a schematic diagram of the preferred embodiment of the present invention.
.Iadd.FIG. 2A shows a portion of the circuit of FIG. 1 at a first point in time, FIG. 2B shows the same circuit at a second point in time, and FIG. 2C shows the same circuit at a third point in time..Iaddend.
.Iadd.An embodiment of the invention will now be described. It will be understood that implicit in the description of the converter is a method for analog-to-digital conversion..Iaddend.
In detail, .Iadd.as shown in FIG. 1, .Iaddend.the converter comprises a plurality of comparison cells .Iadd.CCi, .Iaddend.in particular 15 in the case comparison is required to be executed in the 8-bit range. The generic comparison cell CCi comprises a comparator Cpi, of the type with one input only and with a digital output whose value depends on the variations of the input voltage, whose input is connected to an intermediate branch point Ni between two series condensers Ci and Ci', respectively.
The condenser Ci is in turn connected, on one side, to the branch point Ni and on the other side it communicates with a parallel of three different switches S1i, S2i, S3i, respectively, which are closed in temporal succession. In particular the switch S1i connects condenser Ci to an input voltage .[.Vi.]. .Iadd.Vin, .Iaddend.the switch S2i connects the condenser Ci to a reference voltage Vri forming part of a voltage divider P constituted by a series of resistances Ri, in the specific case 16, of equal value connected between a terminal supplying a voltage Vr and ground, and switch S3i connects condenser Ci to a .[.supply.]. .Iadd.rough-approximation .Iaddend.line L1 which, by means of switch SWi, is connected to .[.that.]. .Iadd.the one voltage Vrx, .Iaddend.among the different reference voltages Vri.Iadd., .Iaddend.which is in turn selected by a coding logic LC sensitive to the outputs of comparators Cpi as that which approximates the input voltage .[.Vi.]. .Iadd.Vin .Iaddend..[.downwards.]. .Iadd.from below .Iaddend.with the highest accuracy.
Condenser Ci' is in turn connected, on one side, to the branch point Ni, and on the other side communicates with a parallel .Iadd.combination .Iaddend.of two switches, S1i', S3i', respectively, of which S1i' grounds said condenser C1 and S3i' connects said condenser Ci' to a reference voltage Vri' forming part of a voltage divider P' constituted by a series of resistances Ri', in the specific case 16, of equal value connected between a terminal supplying a voltage Vr', where Vr'=Vr/16, and ground.
The input Ii of each comparator is also connected to the respective output Ui by means of a switch SS1i.
Due to the described structure the analog-to-digital converter operates as follows.
During a first step, .Iadd.as shown in FIG. 2A, .Iaddend.switches S1i are closed and the value of the input voltage .[.Vi.]. .Iadd.Vin .Iaddend.is .[.,.]. memorized in condensers Ci. Switches SS1i also are closed to allow automatic cancellation of the offset at the terminals of comparator Cpi. During this step, condensers Ci' are grounded through switches S1i', closed simultaneously with switches S1i .Iadd.and SS1i..Iaddend.
During a second step, .Iadd.as shown in FIG. 2B, .Iaddend.switches S1i, S1i'.Iadd., .Iaddend.and SS1i are open and switches S2i are closed.Iadd., .Iaddend.so that the left-hand .[.armature.]. .Iadd.side .Iaddend.of the generic condenser Ci is brought to a respective reference voltage Vri. As a consequence.Iadd., .Iaddend.while condenser Ci still memorizes the input voltage .[.Vi.]. .Iadd.Vin .Iaddend., the voltage at the branch point Ni changes to a value .[.(Vr-Vi).]. (.Iadd.Vri-Vin) .Iaddend.which according to its .[.the.]. .Iadd.its .Iaddend.sign (+or -) .[.translates.]. .Iadd.is translated .Iaddend.to a logic level 0 or 1 on the generic output .[.Vi.]. .Iadd.Ui .Iaddend.of comparator Cpi. There is thus .[.operated.]. .Iadd.performed .Iaddend.a rough conversion of the input signal .[.obtaining.]. .Iadd.Vin to obtain .Iaddend.(.Iadd.in this example.Iaddend.) the 4 most significant bits of the digitalized signal .[.Vi.]..
During a third step .[.with.]. .Iadd., as shown in FIG. 2C, .Iaddend.switches S2i .Iadd.are .Iaddend.returned .[.in.]. .Iadd.to .Iaddend.open condition.Iadd., and .Iaddend.the coding logic LC, having detected the logic levels at the outputs of comparators Cpi, commands the closing of a selected switch SWi corresponding to the one .Iadd.reference voltage Vrx, of all the .Iaddend.reference voltage.Iadd.s .Iaddend.Vri.Iadd.,.Iaddend.which best approximates the value of the four most significant bits of the input voltage .[.Vi downwards.]. .Iadd.Vin from below, .Iaddend.thereby carrying out a reconversion of .[.said.]. .Iadd.the .Iaddend.four most significant bits into a corresponding analog signal. Switches S3i and S3i' are then closed to connect .Iadd.all of .Iaddend.the condensers Ci to the selected reference voltage (.[.Vrix.].) (.Iadd.Vrx.Iaddend.), and .Iadd.to connect the .Iaddend.condensers Ci' to respective reference voltage.Iadd.s .Iaddend.Vri'. As a consequence, the branch point Ni moves to a voltage .[.Vi-Vrix.]. .Iadd.Vin-Vrx, .Iaddend.thereby subtracting a voltage corresponding to the analog conversion of the four most significant bits of the digital output signal from the input voltage .[.Vi.]. .Iadd.Vin. .Iaddend.According to whether .[.Vin-Vrix.]. .Iadd.Vin-Vrx .Iaddend..[.;.]. is lower or higher than the reference voltage Vri', the voltage at .[.the.]. .Iadd.each .Iaddend.branch point Ni translates to a logic level 0 or 1 on the generic output Ui, thus resulting in .[.to.]. a .[."and delete and allows the operation"; and allows the operation.]. fine conversion .Iadd.operation .Iaddend.giving the 4 least significant bits of the input signal .[.Vi.]. .Iadd.Vin.Iaddend..
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4051469 *||Nov 25, 1975||Sep 27, 1977||Nippon Hoso Kyokai||Charge-coupled amplifier|
|US4072939 *||Mar 1, 1976||Feb 7, 1978||International Business Machines Corporation||Analog-to-digital and digital-to-analog converter circuits employing charge redistribution|
|US4325055 *||Oct 26, 1979||Apr 13, 1982||International Standard Electric Corporation||Analog-to-digital converter|
|US4348658 *||May 9, 1980||Sep 7, 1982||Motorola, Inc.||Analog-to-digital converter using half range technique|
|US4381496 *||Nov 3, 1980||Apr 26, 1983||Motorola, Inc.||Analog to digital converter|
|US4451821 *||Nov 3, 1981||May 29, 1984||Texas Instruments Incorporated||Combination of analog to digital converter and error correction circuit|
|US4458237 *||Nov 3, 1981||Jul 3, 1984||Texas Instruments Incorporated||Combination of an analog to digital converter with a sampling switch error correction circuit and least significant bit circuit|
|US4608555 *||Dec 20, 1982||Aug 26, 1986||Hoeft Werner H||Analog to digital flash converter|
|US4639715 *||Feb 13, 1984||Jan 27, 1987||Intersil, Inc.||Flash analog to digital converter|
|US4641130 *||Mar 29, 1985||Feb 3, 1987||Rca Corporation||Analog-to-digital converter with scaling of input signal|
|US4760376 *||Sep 2, 1986||Jul 26, 1988||Fujitsu Limited||Electronic conversion circuit|
|US4763106 *||Jul 20, 1987||Aug 9, 1988||Zdzislaw Gulczynski||Flash analog-to-digital converter|
|US4763107 *||Aug 7, 1987||Aug 9, 1988||Burr-Brown Corporation||Subranging analog-to-digital converter with multiplexed input amplifier isolation circuit between subtraction node and LSB encoder|
|US4764753 *||Jul 23, 1985||Aug 16, 1988||Nec Corporation||Analog to digital converter|
|US4768016 *||Aug 17, 1987||Aug 30, 1988||General Electric Company||Timing and control circuitry for flash analog to digital converters with dynamic encoders|
|US4799042 *||Dec 1, 1986||Jan 17, 1989||Sgs Microelettronica S.P.A||Apparatus and method for offset voltage correction in an analog to digital converter|
|US4851846 *||Mar 5, 1987||Jul 25, 1989||Telefonaktiebolaget L M Ericsson||Apparatus for converting an analog balanced signal to a digital signal|
|US4857931 *||Jul 20, 1987||Aug 15, 1989||Zdzislaw Gulczynski||Dual flash analog-to-digital converter|
|US4875048 *||Aug 29, 1988||Oct 17, 1989||Hitachi, Ltd.||Two-step parallel analog to digital converter|
|US4890107 *||Mar 10, 1988||Dec 26, 1989||The General Electric Company, P.L.C.||Analogue-to-digital converter|
|US4894657 *||Nov 25, 1988||Jan 16, 1990||General Electric Company||Pipelined analog-to-digital architecture with parallel-autozero analog signal processing|
|US4903026 *||Nov 22, 1988||Feb 20, 1990||General Electric Company||Architecture for high sampling rate, high resolution analog-to-digital converter system|
|US4918449 *||Feb 13, 1989||Apr 17, 1990||National Semiconductor Corporation||Multistep flash analog to digital converter with voltage estimator|
|US4928103 *||Sep 18, 1989||May 22, 1990||Analog Devices, Inc.||Parallel analog-to-digital converter using 2.sup.(n-1) comparators|
|US4933777 *||Apr 26, 1989||Jun 12, 1990||Microtek Lab., Inc.||Method of real-time converting analog video signal to digital half-tone data and converters thereof|
|US4973974 *||Sep 7, 1988||Nov 27, 1990||Kabushiki Kaisha Toshiba||Multi-stage analog-to-digital converting device|
|US4973976 *||Jul 28, 1988||Nov 27, 1990||Samsung Semiconductor And Telecommunications Co.||Multiplexing parallel analog-digital converter|
|US4982194 *||Apr 20, 1989||Jan 1, 1991||Harris Corporation||Back-sampling charge redistribution analog to digital converter|
|US4989002 *||Feb 12, 1990||Jan 29, 1991||Texas Instruments Incorporated||Common-mode error self-calibration circuit and method of operation|
|US4994806 *||Oct 10, 1989||Feb 19, 1991||Samsung Electronics Co., Ltd.||Flash-successive approximation analog-to-digital converter|
|US5014055 *||May 24, 1989||May 7, 1991||Harris Corporation||Analog-to-digital converter and method of use utilizing charge redistribution|
|US5151700 *||Jul 30, 1990||Sep 29, 1992||Matsushita Electric Industrial Co., Ltd.||Serial-parallel type a/d converter|
|US5247301 *||Sep 17, 1991||Sep 21, 1993||Hitachi, Ltd.||Analog-to-digital conversion method and apparatus with a controlled switch for high-speed conversion|
|US5258761 *||Mar 16, 1992||Nov 2, 1993||Bahram Fotouhi||High resolution charge-redistribution A/D converter|
|US5276446 *||Jul 1, 1992||Jan 4, 1994||Northern Telecom Limited||Analog-to-digital converter with error signal compensation and method for its operation|
|U.S. Classification||341/156, 341/172|
|International Classification||H03M1/36, H03M1/14|
|Jul 26, 1999||FPAY||Fee payment|
Year of fee payment: 8
|Jul 15, 2003||FPAY||Fee payment|
Year of fee payment: 12