|Publication number||USRE35797 E|
|Application number||US 08/425,753|
|Publication date||May 19, 1998|
|Filing date||Apr 19, 1995|
|Priority date||Apr 5, 1990|
|Also published as||US5204555|
|Publication number||08425753, 425753, US RE35797 E, US RE35797E, US-E-RE35797, USRE35797 E, USRE35797E|
|Inventors||Andrew C. Graham, Michael G. France, Robert C. Burd, Mark E. Fitzpatrick|
|Original Assignee||Triquint Semiconductor, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (26), Non-Patent Citations (8), Referenced by (39), Classifications (17)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a continuation of application Ser. No. 07/505,953, filed Apr. 5, 1990 now abandoned.
The following U.S. Patents and co-pending application are assigned to the same assignee of the present application and are related to the present application:
a. "Current Pump Structure" by Mark Fitzpatrick et al., U.S. Pat No. 5,063,343;
b. "Floating Transistor Switch" by Mark Fitzpatrick et al., U.S. Pat. No. 5,004,971;
c. "A New Phase/Frequency Detector" by Robert Burd et al., filed concurrently herewith and assigned Ser. No. 07/508,856; and
d. "Translator Circuit for Converting ECL Type Signals to TTL Type Signals" by Mark Fitzpatrick et al., U.S. Pat. No. 5,030,854.
The disclosures of these concurrently filed applications are incorporated herein by reference.
This invention relates to logic arrays, or state machines, and in particular to programmable logic arrays for providing output signals having programmable output states in response to one or more input signals.
Programmable logic arrays are well known in the art. Generally, a programmable logic array consists of a first array of AND gates having their inputs programmably coupled to input terminals of the logic array chip. The outputs of the various AND gates forming the AND array are coupled, either programmably or nonprogrammbly, to inputs of an OR array. The outputs of the OR array are then coupled to output terminals of the logic array chip so that a signal provided at in output terminal may be a sum of a product of a plurality of input signals applied to the input terminals of the chip. An extremely wide variety of logic functions may be obtained with this generic type of programmable logic array circuit. On such programmable logic array circuit is described in U.S. Pat. No. 4,124,899, issued to Birkner et al., incorporated herein by reference.
A modification of the basic programmable logic array design described in U.S. Pat. No. 4,124,899 is the Gazelle Microcircuit, Inc. Model GA23SV8 programmable logic array sequencer, described in the GA23SV8 data book (April 1989), incorporated herein by reference. This sequencer uses what is known in the art as buried registers, whose inputs are coupled to the outputs of an OR array and whose outputs are programmably coupled to the inputs of an AND array to provide an internal feedback path. In the Model GA23SV8 sequencer, these buried registers are D flip flops. Thus, the outputs of these buried registers are treated in the same way as input signals applied to the input terminals of the logic array chip.
Clocked output registers in the GA23SV8 sequencer are connected to receive an associated output signal from the OR array and output a signal through a buffer to an associated output terminal of the logic array chip. The output signal provided at the output terminals may also be fed back into the logic array and treated as an additional input signal into the AND array. In the GA23SV8 sequencer, these output registers are D flip flops.
One known application of buried and/or output registers is to configure them as a counter, where the logic array is programmed such that the output of one or more of the registers provides input signals to the AND array corresponding to the number of counting operations performed by the counter. For example, it may be desirable for an input signal to go high after eight counts. Accordingly, the logic array would be programmed for the registers to act as a binary counter, and outputs of the appropriate registers would be applied to the input of the AND array to signal the occurrence of every eighth count.
In the Model GA23SV8 sequencer and in the numerous other programmable logic device (PLD) products on the market, a common externally generated clock pulse is applied to all registers in the programmable logic array chip so that all the registers change states, or are otherwise updated, simultaneously.
One type of PLD which does not couple a single clock signal to all registers is the Model PAL20RA10 available from Advanced Micro Devices (AMD), Inc. In the Model PAL20RA10, each register has its clock input terminal connected to a separate output of a logic array to selectively control the timing of each register.
The maximum clocking rate of a register is the rate of an externally generated input signal applied to the clock input of the register through the logic array.
One circuit which uses a high speed internally generated clock signal to clock output registers is the Model Am2971 Programmable Event Generator (PEG) by AMD. The Model Am2971 uses a phase-locked loop (PLL) to generate a clock signal to clock output registers. The output registers are also used to feed back address signals into a programmable read only memory (PROM). The feedback signals are then decoded by the PROM, which applies the data contained in the address to the output registers. A portion of the data is provided to output terminals of the PEG, while a portion of the data is used as address signals to address data in the PROM. However, since the PROM is unable to generate a feedback signal for controlling the phase of the PLL used to clock the output registers, the output signals from the PROM are not synchronized with the externally generated clock reference signal applied to the PLL Thus, the Am2971 would not be well suited for applications where output signal transitions of the Am2971 must be synchronized with transitions of an externally generated reference signal.
Applicants have discovered a heretofore unsatisfied need in the art for a monolithic logic array circuit with the ability to clock internal registers using an internally generated clock signal. Prior art monolithic logic array circuits are unable to provide any of the numerous benefits, which will be discussed below, obtained by clocking registers at a rate faster than the externally generated clock pulse applied to the logic array chip.
The flexibility of a monolithic logic array circuit, or state machine, using registers has been significantly increased by the inclusion of a clock signal generator within the chip which can operate at a rate faster than an externally generated clock signal applied to the chip. The clock signal generator within by the clock signal generator within the chip is used to trigger each of the registers within the chip at a selected rate to enable internal buried registers and/or output registers to provide input signals into the logic array and/or output signals from the logic array at the selected rate.
Hence, by using this structure, a set of externally generated input signals applied to the chip during a single clock cycle of a clock signal applied to the chip may give rise to any number of sequential operations internal to the logic array chip, depending on the frequency of the chip's internal clock generator and the programmed connections of the logic array.
Such a device, for example, enables a user to apply a 10 MHz clock signal to an input pin of the chip and generate a 500 MHz internal clock for application to the registers internal to the chip. Thus, the internal registers may be updated with new data at a rate of as much as 500 MHz. Since the outputs of these registers may be applied to the inputs of the logic array, the logic array may perform as many as 50 operations for every externally generated clock pulse applied to the chip.
In a preferred embodiment, the internal clock is generated by a phase-locked loop which uses an externally generated clock signal as a reference and a signal from an output register as a feedback signal to be compared with the reference signal. By programming the logic array, the internal clock may be selected to operate at a wide variety of frequencies
One extremely important use of this novel structure is as a multi-phase clock buffer, wherein the various outputs of the chip change states at the same rate as the clock signal applied to the chip but incorporate individual selected delays to correct for any propagation delay between the outputs of the chip and devices connected to these outputs. Without an internal clock having a frequency much higher than the externally generated clock signal applied to the chip, this multi-phase clock function would be impossible, since all clock signal outputs of the chip would necessarily change states simultaneously in accordance with the externally generated clock signal.
A further use of this novel device is as a DRAM controller, where timing signals having selectable pulse widths, rates, and phases are generated to control the various operations of a DRAM.
Additional uses of this novel device are as a clock multiple generator, a multi-output waveform generator, and a low-skew clock buffer.
An additional novel feature of one embodiment of this device is the coupling of the buried state registers' inputs and outputs directly to an AND array within the monolithic logic array. In the prior art, buried registers have an input coupled to the output of the summing (OR) array and have an output coupled to the input of the product (AND) array. This novel feature of the present invention enables the buried registers to operate at a much higher clock rate than if the buried registers were connected to the outputs of the summing array.
FIG. 1 shows one embodiment of the invention using an internally generated clock signal to control internal registers;
FIGS. 2a and 2b demonstrate the equivalent circuitry used in one embodiment to implement an AND array followed by an OR array;
FIGS. 3(a) 3(b) and 3(c) compose FIG. 3, which shows an embodiment of FIG. 1 in more detail;
FIGS. 4-8 illustrate various applications of the circuits shown in FIGS. 1 and 3 wherein:
FIG. 4 illustrates the circuits configured as a clock multiple generator;
FIG. 5 illustrates the circuits configured as a multi-output waveform generator;
FIG. 6 illustrates examples of output signals which may be generated by the structure of FIG. 5 by appropriate programming of the structure of FIG. 5;
FIG. 7 illustrates the circuits configured as a low-skew, zero delay clock buffer; and
FIG. 8 illustrates the circuits configured as a multi-phase clock buffer.
Although numerous possible variations of the circuitry within the herein described novel logic array chip having an internal clock generator are intended to be within the scope of this disclosure, a representative structure will be shown in detail to illustrate the various inventive concepts disclosed herein.
FIG. 1 shows one embodiment of the invention using a programmable AND array 10, which may be any type of programmable AND array or its logic equivalent, such as that described in U.S. Pat. No. 4,124,899 and 4,758,746 and the GA23SV8 data sheet, all incorporated herein by reference.
Although an AND array and an OR array are represented in FIG. 1, these arrays may be implemented in accordance with deMorgan's theorem using other than AND and OR gates to form the logical equivalent of an AND array coupled to an OR array. For example, in the preferred embodiment, AND array 10 followed by OR array 30 is actually implemented using circuitry represented by the logic symbols shown in blocks 58 and 59 of FIG. 2a. This circuitry is logically equivalent to AND gates followed by an OR gate, as shown in FIG. 2b.
If the logic array chip is fabricated for a specific application, AND array 10 could be mask or laser programmed during fabrication. If it is desired for the circuit to be programmed by the user, AND array 10 may be made field programmable.
Programmably coupled to the inputs of any of the plurality of gates in AND array 10 are input buffers 20, 21, and 22, having inputs coupled to input terminals 23, 24, and 25, respectively. There may be more or less input terminals as required for a specific application. Functionally, outputs of AND array 10 are the various logical products of the input signals applied to the input of AND array 10 in accordance with the programmed connections within AND array 10.
The outputs of selected gates within AND array 10 are applied to an array of gates within OR array 30 to functionally perform a summing of any of the outputs of the gates in AND array 10. The connections between the gates within AND array 10 and the gates within OR array 30 may be fixed or programmable. Additionally, output lines from any number of gates in AND array 10 may also be programmably connected to the inputs of buried registers, shown in block diagram form as buried registers 40. Each selected output line of AND array 10, such as one of AND array output lines 41-44, is directly connected to an input terminal of an associated buried register. Each buried register responds to the signal on an associated AND array output line 41-44 whenever a clock pulse is applied to the buried register clock input 46.
In an alternative embodiment, OR array 30 may be extended so as to perform a summing operation on product terms generated by AND array 10 and output sum of product terms on lines 41-44 for application to buried registers 40. However, by not coupling input terminals of buried registers 40 directly to outputs of AND array 10, some delay time and capacitive loading is incurred, possibly reducing the maximum clocking speed of buried registers 40. Hence, depending upon the intended application, buried registers 40 may or may not be coupled to OR array 30.
The clock pulses applied to buried register clock input 46 are generated by clock generator 47 internal to the chip. The clock signal generated by clock generator 47 is termed CLK2. In the example shown in FIG. 1, clock generator 47 is a phase-locked loop (PLL) which uses as a reference the externally generated common clock signal CLK1 applied to an input pin of the logic array chip. A feedback signal also applied to PLL 47 may be a divided CLK2 signal, where this divided CLK2 signal is kept in phase with clock signal CLK1. For most applications, clock signal CLK2 will be of a higher frequency than the externally generated clock signal CLK1; however, clock signal CLK2 may also be of a lower frequency than clock signal CLK1. In the latter case, the feedback signal into PLL 47 would be a multiplied CLK2 signal.
In one embodiment, buried registers 40 comprise individual J-K flip flops configured as toggle T flip flops, wherein the output of a T flip flop changes states when an input signal is a logical 1 and a clock is applied to the clock input of the T flip flop. Although this T flip flop may be useful in certain applications, a D flip flop, an R-S flip flop, a J-K flip flop (not configured as a T flip flop), or other type of flip flop may also be used as a buried register for other applications.
The output of each of the buried registers in buried register block 40 is programmably connected to inputs of the gates in AND array 10 such that the outputs of the buried registers may be ANDed with any of the inputs signals applied to input terminals 23-25 or with any of the other outputs of the buried registers.
Since the buried registers in buried register block 40 are triggered in accordance with the frequency of the internally generated clock signal CLK2, AND array 10 may be provided with input signals which can change states at the clock rate of clock signal CLK2. Thus, the outputs of AND array 10 and OR array 30 may also change states at the clock rate of CLK2.
The outputs of the OR gates in OR array 30 are applied to associated terminals of output registers within output register block 48. These output registers may be any type of flip flop appropriate for a particular application, such as J-K flip flops. The output registers are triggered in accordance with clock signal CLK2 so that the output signals applied to output terminals 50-53 may be updated at the clock rate of clock signal CLK2. More or less output terminals may be used as appropriate for a particular application. Output buffers 54-57 are connected in one embodiment between output registers 48 and output terminals 50-53, respectively.
FIG. 3 shows a specific embodiment of the circuit of FIG. 1 which is especially useful in generating periodic control signals. In FIG. 3, the buried registers of FIG. 1 are shown as J-K flip flops 60-65, although these flip flops may be any type of flip flop, such as D flip flops. Output signals from AND array 10 are applied to the J and K inputs of J-K flip flops 60-65, while the Q output of each of the J-K flip flops 60-65 are applied through an associated buffer means 67-72 to an input of AND array 10. Buffers 67-72 provide both an inverted output (Q) and a non-inverted output (Q) in the embodiment shown in FIG. 2 In another embodiment, each J-K flip flop 60-65 may have a Q and Q output, where a separate buffer, if necessary may be connected to each Q and Q output.
AND array 10 is programmed to configure J-K flip flops 60-65 as T flip flops by causing the J and K input signals to be of a same level.
Additional outputs of AND array 10 or OR array 30 may be used for any purpose, such as for controlling tristate buffers or any other use previously used in logic array circuits.
Applied to each of the clock inputs of buried registers 60-65 is clock signal CLK2 generated by a phase-locked loop (PLL) 78, comprising voltage controlled oscillator (VCO) 80, which generates a pulse train having a frequency dependent upon a DC voltage applied to the input of VCO 80. Filtering means 82 is coupled between the input of VCO 80 and the output of charge pump 98 to filter out AC signals and to maintain a DC voltage applied to VCO 80. Clock buffer 83 buffers the output of VCO 80.
To ensure the output of VCO 80 is at a desired rate, the output of VCO 80 is divided by appropriate means to generate a feedback signal to be applied to an input of PLL 78 in order for this feedback signal to be compared with a reference clock, such as the system's externally generated clock. In the embodiment of FIG. 3, the reference clock is coupled to PLL reference terminal 90, while the feedback signal is applied to PLL feedback terminal 92. These two signals are buffered by buffer means 94 and 95 and compared using phase comparator 96. If comparator 96 senses that the frequency or phase of the signal applied to reference terminal 90 is different from that of the signal applied to feedback terminal 92, comparator 96 will supply up or down signals at its respective UP and DOWN output terminals to cause charge pump 98 to raise or lower the output of filtering means 82 so as to change the output frequency of VCO 80 and match the feedback signal to the reference signal. In a preferred embodiment, translator circuit 97 is inserted between charge pump 98 and comparator 96 to convert small voltage swing complementary input signals to large swing TTL type signals.
In one embodiment, filtering means 82 is made variable to accommodate a range of input signal frequencies applied to terminals 90 and 92. Any suitable PLL may be used in place of PLL 78 shown in FIG. 3. Phase comparator 96 may be that described in disclosure c, charge pump 98 may be that described in disclosures a and b, and translator circuit 97 may be that described in disclosure d, identified in the Cross-Reference to Related Applications section.
In FIG. 3, the OR array, shown as OR array 30 in FIG. 1, consists of fixed functional OR gates 100-120, each having two inputs, where each input is coupled to an output of an associated gate in AND array 10. Each OR gate of OR gates 100-112 is coupled to a respective J or K input of an associated one of J-K flip flops 130-135, used as output registers. Each of these J-K flip flops 130-135 has applied to its clock input terminal the output (CLK2) of VCO 80.
Each OR gate of OR gates 113-118 is coupled to a K input of an associated one of J-K flip flops 60-65, used as buried registers, while lines 122-127 are coupled from AND array 10 to a J input of an associated one of J-K flip flops 60-65. Each of J-K flip flops 60-65 has applied to its clock input terminal the output (CLK2) of VCO 80. In this embodiment, the J and K inputs of J-K flip flops 60-65 are made to normally have the same levels by the appropriate configuring of AND array 10 so J-K flip flops 60-65 acts T flip flops. In order to reset J-K flip flops 60-65, OR gates 113-118 are used to allow a high signal to be applied to the K input while a low signal is applied to the J input. If this reset feature is not required, OR gates 113-118 may be omitted.
Additional OR gates way be inserted in lines 122-128 if it is more desirable to construct the device to require all register input signals to pass through the OR array.
A reset signal for application to the K inputs of flip flops 60-65 to reset J-K flip flops 60-65 may be generated by incorporating end count register 145, which may be a D flip flop or any other type of flip flop. The programming of AND array 10 causes end count register 145 to apply a signal via buffer 147 to the input of AND array 10 upon detection of any predetermined clock count. This signal is acted upon by AND array 10 and the appropriate OR gates to apply a high signal to the K inputs of any of J-K flip flops 60-65 and a low signal to the respective J inputs to reset these flip flops. Line 128 couples end count register 145 to the output of AND array 10. An OR gate may be inserted in line 128 if multiple end count inputs are desired.
It should be noted that the OR array may comprise any combination of functional OR gates having any number of inputs and may be programmable or non-programmable.
Output buffers 150-155 connect the Q outputs of J-K flip flops 130-135 to respective output terminals 156-161 of the logic array chip. In another embodiment, J-K flip flops 130-135 have Q and Q outputs which may be programmably coupled to respective output terminals 156-161. In another embodiment, output buffers 150-155 may be programmed to provide an inverted, non-inverted, or disabled output to respective output terminals 156-161. Virtually any appropriate technique previously used in logic arrays to couple a signal to an output terminal may be used. The specific embodiment used depends on the intended application for the logic circuit.
The Q output of J-K flip flop 166 is used as a separate enable signal for latching in externally generated input signals applied to the logic array chip as explained below. OR gates 119 and 120 couple J-K flip flop 166 to AND array 10. In the embodiment shown in FIG. 3, D flip flops 170 and 171 have their D inputs coupled to the Q outputs of latches 174 and 175, respectively. The clock input terminals of D flip flops 170 and 171 are coupled to clock signal CLK2 so that any state changes of the Q output of D flip flops 170 and 171 will occur simultaneously with all other registers having clock inputs coupled to clock signal CLK2. The enable signal input terminals of latches 174 and 175, however, are coupled to the Q output of J-K flip flop 166, where the Q output of J-K flip flop 166 may trigger at any rate less than CLK2 and at any time interval during a reference clock signal cycle, chosen by the appropriate programming of AND array 10. Thus, externally generated input signals applied to the inputs of latches 174 and 175 can only be applied to the inputs of D flip flops 170 and 171 when a high level of the Q output of J-K flip flop 166 is applied to the enable input terminals of latches 174 and 175.
Since the Q output of J-K flip flop 166 is applied to the enable input terminals of latches 174 and 175, the user ideally times the Q output of J-K flip flop 166 so that input signals applied to latches 174 and 175 are stable prior to the time latches 174 and 175 are enabled. This ensures that the inputs into D flip flops 170 and 171 will be stable at a time when a CLK2 clock pulse is applied to the clock terminals of flip flops 170 and 171 to avoid metastable operation of D flip flops 170 and 171. Thus, latches 174 and 175 in conjunction with D flip flops 170 and 171 help ensure that signals applied to AND array 10 are either fully high or fully low.
Any type of suitable synchronization means may be substituted for latches 174 and 175 to avoid metastable operation of D flip flops 170 and 171. For example, a serial string of flip flops clocked at the rate of CLK2 may be used, instead of latches 174 and 175, to reduce the likelihood of metastable operation of D flip flops 170 and 171. Additionally, D flip flops 170 and may be deleted, if desired, so that the outputs of latches 174 and 175 are applied directly to AND array 10.
The Q outputs of D flip flops 170 and 171 are coupled to the inputs of AND array 10 via buffers 176 and 177. In another embodiment, Q and Q outputs of D flip flops 170 and 171 are applied either directly to AND array 10 or through buffers.
Thus, configuration shown in FIG. 3 insures that all input signals applied to AND array 10 are reliably clocked into AND array 10 at a rate of CLK2.
Depending on the intended application, there may be any number of input registers corresponding to flip flops 170 and 171 and to latches 174 and 175. Various applications of the circuit of FIG. 3 and the respective input signals into latches 174 and 175 will be discussed later with respect to FIGS. 4-8. PLL 78 may be taken from any output terminal 156-161 of the logic array chip or from any terminal internal to the chip. For example, if clock signal CLK2 is to have a frequency of eight times that of the reference signal applied to reference terminal 90 (e.g., an externally generated clock signal), AND array 10 could be configured such that a signal on output terminal 156 changes states on every eighth pulse of clock signal CLK2, such as would occur in a counter on the fourth least significant bit. The signal on output terminal 156 would then be coupled to feedback terminal 92 of PLL 78 to be synchronized with the reference signal applied to reference terminal 90.
AND array 10 in FIG. 3 may be readily programmed using mask laser, or field programming by one of ordinary skill in the art to create logic array chips for at least the applications described with respect to FIGS. 4-8.
Specifically, FIG. 4 shows a configuration where the structure of FIG. 3 is configured as a clock multiple generator.
To use the circuit of FIG. 3 as a clock multiple generator, as shown in FIG. 4, an externally generated clock signal CLKIN is coupled to reference terminal 90 of PLL 78 in FIG. 3 through a pin of the chip. To maintain a desired PLL 78 output frequency, AND array 10 is programmed so that a Q output (Q0-Q5 in FIG. 4) of any one of J-K flip flops 130-135 changes states at the same rate as CLKIN for a selected CLK2 rate. This Q output is coupled to feedback terminal 92 to keep the Q output of this J-K flip flop in phase with clock signal CLKIN. This connection to feedback terminal 92 may be made internal or external to the chip. Hence, the clock signal output of PLL 78 will be maintained at a desired rate.
Applied to the input latch 174 or 175 in FIG. 3 are disable/enable signals which may be used to additionally control the outputs of the chip as desired by the appropriate programming of AND array 10.
By the appropriate programming of AND array 10 to cause the states of the various J-K flip flops 130-135 to change at a desired rate, any multiple or fraction of clock signal CLKIN may be generated and applied to output pins Q0-Q5.
Of-course, more or less J-K flip flops and output terminals may be added to the logic array chip of FIG. 3 to accommodate any number of clock outputs desired Advantages of this clock multiple generator of FIG. 4 include the following:
a. Each output is individually programmable;
b. Zero propagation delay possible for each clock output;
c. All outputs synchronous and phase-aligned;
d. Complement waveforms available on each output by using appropriate programming of AND array 10;
e. All outputs phase-aligned or selectively phase-shifted, as desired, with CLKIN.
FIG. 5 shows a configuration where the structure of FIG. 3 is configured as a multi-output waveform generator. In the configuration of FIG. 5, the output signals at terminals Q0-Q5 of the logic array chip are clock signals which change states at programmable periods. The CLKIN signal, disable/enable signal, and feedback signal are applied to the chip as described with respect to FIG. 4. One of ordinary skill in the art will readily understand how to program AND array 10 in FIG. 3 to output clock signals on output terminals 156-161 having the desired characteristics. The configuration of FIG. 5 is ideal for controller applications where controls signals are generated at outputs Q0-Q5 to control various external devices. For example, DRAM control signals, such as those shown in FIG. 6, may be generated by appropriate programming of AND array 10.
FIG. 7 shows a configuration where the structure of FIG. 3 is configured as a low-skew clock buffer with zero delay between a CLKIN transition and an output clock transition at terminals Q0-Q5. Input signals into the clock buffer are identical to those described with respect to FIG. 4. In this configuration, the logic array circuit generates clock signals on output terminals Q0-Q5 which are precisely in phase with each other. Each clock signal would then be applied to a respective external device. In the prior art, a single clock signal would need to be buffered be a driver associated with each external device. The aggregate loading and delay of these various buffers could cause distortion of the original signal and also cause the various clock signals generated to be skewed with respect to the original clock signal. This causes the various devices connected to these clock buffers to undesirably be clocked out of phase with the original clock signal.
The low-skew clock buffer of FIG. 7 may be cascaded so as to generate any number of low-skew, zero delay clock signals.
FIG. 8 shows a configuration where the structure of FIG. 3 is configured as a multi-phase clock buffer. Input signals into the clock buffer of FIG. 8 are identical to those described with respect to FIG. 4. This circuit funds utility where the propagation delays between the output terminals Q0-Q5 and the devices to which these clock signals are to be applied are not all identical, such as due to different wire lengths. Thus, any clock output on output terminals Q0-Q5 may be retarded or advanced in phase to compensate for the different propagation delays associated with that output terminal. This is enabled by the high frequency internal clocking of the logic array chip, where the accuracy of the various delays may be increased by providing a higher frequency internal clock.
Of course, the state machines of FIGS. 1 and 3 may be modified to have more input terminals or more output terminals as necessary for a particular application. Further, AND array 10 or OR array 30 in FIG. 1 may comprise any number of gates with any number of inputs as necessary for a particular application and may be programmable or non-programmable. Numerous other applications of the concept described herein of an internal clock generator for clocking the various registers of a state machine will be understood by those of ordinary skill in the art. Additionally, the output of PLL 47 or PLL 78 in FIGS. 1 and 3, respectively, may be used to clock only selected registers within the state machine while the externally generated clock signal may be used to clock other registers.
The circuits descried with respect to FIGS. 1 and 3 may be implemented in silicon or compound semiconductor technology, such as gallium arsenide for increased speed. Further, the circuits of FIG. 1 and 3 way be implemented using multiple chips or a monolithic design.
Additionally, the circuits of FIG. 1 and 3 may be implemented using either single-ended or differential circuitry, and signals generated may be active high or active low, whichever is desirable. Clock signals applied to or outputted from the phase-locked loop 78 may be positive or negative polarity. Any additional type of coupling or technique used in previous programmable logic array type circuits may be used in conjunction with or instead of the techniques described with respect to the circuits of FIGS. 1 and 3, since the novel aspects of the invention are broadly applicable.
While particular embodiments of the present invention have been shown and described, it will be obvious to those skilled in the art that changes and modifications may be made without departing from this invention in its broader aspects and, therefore, the appended claims are to encompass within their scope all such changes and modifications as fall within the true spirit and scope of the invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4124899 *||May 23, 1977||Nov 7, 1978||Monolithic Memories, Inc.||Programmable array logic circuit|
|US4758746 *||Aug 12, 1985||Jul 19, 1988||Monolithic Memories, Inc.||Programmable logic array with added array of gates and added output routing flexibility|
|US4912342 *||Sep 14, 1989||Mar 27, 1990||Altera Corporation||Programmable logic device with array blocks with programmable clocking|
|US4922141 *||Jun 3, 1988||May 1, 1990||Western Digital Corporation||Phase-locked loop delay line|
|US4939391 *||Jul 12, 1988||Jul 3, 1990||Advanced Micro Devices, Inc.||Programmable logic device with observability and preload circuitry for buried state registers|
|US4959646 *||Jun 17, 1988||Sep 25, 1990||Dallas Semiconductor Corporation||Dynamic PLA timing circuit|
|US4990801 *||Jun 15, 1989||Feb 5, 1991||Deutsche Itt Industries Gmbh||Internal timing circuit for a CMOS programmable logic array|
|US5052028 *||Mar 27, 1990||Sep 24, 1991||Siemens Aktiengesellschaft||Method for synchronizing the phase of clock signals of two clock generators in communications networks|
|US5075575 *||Dec 5, 1990||Dec 24, 1991||Fuji Photo Film Co., Ltd.||Externally synchronized programmable device|
|US5095233 *||Feb 14, 1991||Mar 10, 1992||Motorola, Inc.||Digital delay line with inverter tap resolution|
|US5101117 *||Feb 22, 1991||Mar 31, 1992||Mips Computer Systems||Variable delay line phase-locked loop circuit synchronization system|
|US5138320 *||Nov 14, 1990||Aug 11, 1992||Zenith Electronics Corporation||Skew code generator for measuring pulses width using a delay line|
|US5146121 *||Oct 24, 1991||Sep 8, 1992||Northern Telecom Limited||Signal delay apparatus employing a phase locked loop|
|US5159205 *||Oct 24, 1990||Oct 27, 1992||Burr-Brown Corporation||Timing generator circuit including adjustable tapped delay line within phase lock loop to control timing of signals in the tapped delay line|
|US5179303 *||Jul 16, 1992||Jan 12, 1993||Northern Telecom Limited||Signal delay apparatus employing a phase locked loop|
|US5218314 *||May 29, 1992||Jun 8, 1993||National Semiconductor Corporation||High resolution, multi-frequency digital phase-locked loop|
|US5287025 *||Apr 22, 1992||Feb 15, 1994||Matsushita Electric Industrial Co., Ltd.||Timing control circuit|
|US5337285 *||May 21, 1993||Aug 9, 1994||Rambus, Inc.||Method and apparatus for power control in devices|
|US5349544 *||Jun 15, 1988||Sep 20, 1994||Advanced Micro Devices, Inc.||Programmable system synchronizer|
|US5371764 *||Jun 26, 1992||Dec 6, 1994||International Business Machines Corporation||Method and apparatus for providing an uninterrupted clock signal in a data processing system|
|US5384541 *||Mar 5, 1993||Jan 24, 1995||Hewlett-Packard Company||Precision timed delay measurement using phaselocked CW technique|
|US5412697 *||Jan 14, 1993||May 2, 1995||Apple Computer, Inc.||Delay line separator for data bus|
|US5420531 *||Sep 10, 1993||May 30, 1995||Hewlett-Packard Company||Sub-nanosecond calibrated delay line structure|
|EP0266065A2 *||Sep 29, 1987||May 4, 1988||Texas Instruments Incorporated||Programmable sequence generator|
|GB2045488A *||Title not available|
|GB2121573A *||Title not available|
|1||Am2971, "Programmable Event Generator (PEG)", pp. 4-286 to 4-303, AMD, Apr. 1989.|
|2||*||Am2971, Programmable Event Generator (PEG) , pp. 4 286 to 4 303, AMD, Apr. 1989.|
|3||*||AmPAL* 23S8, pp. 4 102 to 4 121, AMD/MMI, Apr. 1989.|
|4||AmPAL* 23S8, pp. 4-102 to 4-121, AMD/MMI, Apr. 1989.|
|5||GA23SV8/GA23S8, "High-Performance Logic Device Gallium Arsenide", Gazelle Microcircuits, Inc., pp. 1-12, Apr. 1989.|
|6||*||GA23SV8/GA23S8, High Performance Logic Device Gallium Arsenide , Gazelle Microcircuits, Inc., pp. 1 12, Apr. 1989.|
|7||*||PAL20RA 10 20, Programmable Array Logic , MMI, 5 95 to 5 102, Apr. 1989.|
|8||PAL20RA 10-20, "Programmable Array Logic", MMI, 5-95 to 5-102, Apr. 1989.|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6177844||Sep 9, 1999||Jan 23, 2001||Altera Corporation||Phase-locked loop or delay-locked loop circuitry for programmable logic devices|
|US6218876||Sep 8, 1999||Apr 17, 2001||Altera Corporation||Phase-locked loop circuitry for programmable logic devices|
|US6252419||Aug 4, 1999||Jun 26, 2001||Altera Corporation||LVDS interface incorporating phase-locked loop circuitry for use in programmable logic device|
|US6271729||Dec 13, 2000||Aug 7, 2001||Altera Corporation||Phase-locked loop or delay-locked loop circuitry for programmable logic devices|
|US6335636||May 1, 2001||Jan 1, 2002||Altera Corporation||Programmable logic device input/output circuit configurable as reference voltage input circuit|
|US6346827||Aug 4, 1999||Feb 12, 2002||Altera Corporation||Programmable logic device input/output circuit configurable as reference voltage input circuit|
|US6373278||Jan 11, 2001||Apr 16, 2002||Altera Corporation||LVDS interface incorporating phase-locked loop circuitry for use in programmable logic device|
|US6377069||May 2, 2001||Apr 23, 2002||Altera Corporation||Programmable logic device input/output architecture with power bus segmentation for multiple I/O standards|
|US6437650||May 15, 2001||Aug 20, 2002||Altera Corporation||Phase-locked loop or delay-locked loop circuitry for programmable logic devices|
|US6469553||Mar 19, 2001||Oct 22, 2002||Altera Corporation||Phase-locked loop circuitry for programmable logic devices|
|US6472903||Aug 4, 1999||Oct 29, 2002||Altera Corporation||Programmable logic device input/output architecture with power bus segmentation for multiple I/O standards|
|US6483886||Aug 4, 1999||Nov 19, 2002||Altera Corporation||Phase-locked loop circuitry for programmable logic devices|
|US6768362 *||Aug 13, 2001||Jul 27, 2004||Cypress Semiconductor Corp.||Fail-safe zero delay buffer with automatic internal reference|
|US6832173||Jul 30, 2002||Dec 14, 2004||Altera Corporation||Testing circuit and method for phase-locked loop|
|US6867616||Jun 4, 2003||Mar 15, 2005||Altera Corporation||Programmable logic device serial interface having dual-use phase-locked loop circuitry|
|US6924678||Oct 21, 2003||Aug 2, 2005||Altera Corporation||Programmable phase-locked loop circuitry for programmable logic device|
|US6956419||Apr 28, 2004||Oct 18, 2005||Cypress Semiconductor Corp.||Fail-safe zero delay buffer with automatic internal reference|
|US7019570||Sep 5, 2003||Mar 28, 2006||Altera Corporation||Dual-gain loop circuitry for programmable logic device|
|US7071743||May 16, 2005||Jul 4, 2006||Altera Corporation||Programmable phase-locked loop circuitry for programmable logic device|
|US7075365||Apr 22, 2004||Jul 11, 2006||Altera Corporation||Configurable clock network for programmable logic device|
|US7091760||Feb 25, 2004||Aug 15, 2006||Altera Corporation||DLL with adjustable phase shift using processed control signal|
|US7190755||Oct 4, 2002||Mar 13, 2007||Altera Corporation||Phase-locked loop circuitry for programmable logic devices|
|US7212054||Jun 29, 2006||May 1, 2007||Altera Corporation||DLL with adjustable phase shift using processed control signal|
|US7230495||Apr 28, 2004||Jun 12, 2007||Micron Technology, Inc.||Phase-locked loop circuits with reduced lock time|
|US7286007||Nov 17, 2005||Oct 23, 2007||Altera Corporation||Configurable clock network for programmable logic device|
|US7307459||Mar 16, 2006||Dec 11, 2007||Altera Corporation||Programmable phase-locked loop circuitry for programmable logic device|
|US7426254 *||Mar 19, 2007||Sep 16, 2008||Samsung Electronics Co., Ltd.||Shift register comprising electrical fuse and related method|
|US7436228||Dec 22, 2005||Oct 14, 2008||Altera Corporation||Variable-bandwidth loop filter methods and apparatus|
|US7646237||Jul 30, 2007||Jan 12, 2010||Altera Corporation||Configurable clock network for programmable logic device|
|US7859329||Nov 25, 2009||Dec 28, 2010||Altera Corporation||Configurable clock network for programmable logic device|
|US8072260||Nov 22, 2010||Dec 6, 2011||Altera Corporation||Configurable clock network for programmable logic device|
|US8120429||May 26, 2010||Feb 21, 2012||Altera Corporation||Voltage-controlled oscillator methods and apparatus|
|US8253484||Oct 28, 2011||Aug 28, 2012||Altera Corporation||Configurable clock network for programmable logic device|
|US8441314||Jul 26, 2012||May 14, 2013||Altera Corporation||Configurable clock network for programmable logic device|
|US8680913||May 13, 2013||Mar 25, 2014||Altera Corporation||Configurable clock network for programmable logic device|
|US9405314 *||May 2, 2014||Aug 2, 2016||Cadence Design Systems, Inc.||System and method for synchronously adjusted delay and distortion mitigated recovery of signals|
|US9490812||Jan 28, 2014||Nov 8, 2016||Altera Corporation||Configurable clock network for programmable logic device|
|US20070008013 *||Mar 15, 2006||Jan 11, 2007||Amir Fijany||Universal programmable logic gate and routing method|
|US20080043898 *||Mar 19, 2007||Feb 21, 2008||Jin-Hyun Kim||Shift register comprising electrical fuse and related method|
|U.S. Classification||326/40, 327/157, 327/298, 326/41, 326/96|
|International Classification||G05B19/045, G06F1/08, H03K19/177, G06F1/04|
|Cooperative Classification||G06F1/04, H03K19/17716, G06F1/08, G05B19/045|
|European Classification||G06F1/04, H03K19/177B2C, G06F1/08, G05B19/045|