Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUSRE36013 E
Publication typeGrant
Application numberUS 08/870,638
Publication dateDec 29, 1998
Filing dateJun 6, 1997
Priority dateDec 10, 1993
Fee statusPaid
Also published asUS5422529, US5736892, WO1995016305A1
Publication number08870638, 870638, US RE36013 E, US RE36013E, US-E-RE36013, USRE36013 E, USRE36013E
InventorsThomas H. Lee
Original AssigneeRambus, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Differential charge pump circuit with high differential and low common mode impedance
US RE36013 E
Abstract
A high gain, low voltage differential amplifier exhibiting extremely low common mode sensitivities includes a load element exhibiting a high differential resistance, but a low common mode resistance. The load element contains a positive differential load resistance and a negative differential load resistance, which offsets the positive differential load resistance. The output common mode level of the differential amplifier is one p-channel source to gate voltage drop below the power supply voltage prohibiting the common mode output voltage from drifting far from an active level. The differential amplifier also has application for use in a differential charge pump circuit. The high differential impedance of the differential amplifier allows the attainment of extremely small leakage, while a low common-mode impedance results in simplified biasing.
Images(5)
Previous page
Next page
Claims(15)
What is claimed is:
1. A differential charge pump circuit comprising:
first and second transistors each comprising a first terminal for receiving a supply current, a second terminal for dispensing said supply current, and a third terminal for controlling the amount of supply current flowing from said first terminal to said second terminal, said third terminal on said first and second transistor for receiving control signals comprising large input swings sufficient to switch all of said supply current in either said first transistor or said second transistor;
a power supply for providing electrical power to said circuit;
a load element comprising:
first, second, third, and fourth current sourcing transistors each comprising a first terminal for receiving current and being coupled to said power supply, a second terminal for dispensing current, and a third terminal for controlling the amount of current flowing from said first terminal to said second terminal, said second terminal of said first current sourcing transistor being coupled to said first terminal of said second transistor, and said second terminal of said second current sourcing transistor being coupled to said first terminal of said first transistor;
said third and fourth current sourcing transistors each having said third terminal coupled to said second terminal, said second terminal of said third current sourcing transistor being coupled to said first terminal of said first transistor, and said second terminal of said fourth current sourcing transistors being coupled to said first terminal of said second transistor, and said third terminal in said fourth current sourcing transistor being coupled to said third terminal of said second current sourcing transistor to generate a first current mirror, and said third terminal in said third current sourcing transistor being coupled to said third terminal of said first current sourcing transistor to generate a second current mirror, said third and fourth current sourcing transistors comprising an absolute value being substantially equal to a value of said first and second current sourcing transistors . .so that said load element exhibits high differential impedance to prohibit leakage in said first and second transistors.!.; and
at least one capacitor for generating a capacitance across said first terminal of said first transistor and said first terminal of said second transistor, .Iadd.wherein said load element exhibits high differential impedance to prohibit leakage of the at least one capacitor, .Iaddend.said control signals controlling said third terminals of .Iadd.said .Iaddend.first and second transistors so as to switch .Iadd.substantially half of .Iaddend.all of said supply current, in both directions, from said load element across said capacitance.
2. The differential charge pump circuit of claim 1, wherein said first and second transistors comprise n-channel MOSFETs, and said current sourcing transistors comprise p-channel MOSFETs so as to provide an output common mode level at said output terminal being a p-channel MOSFET source to gate voltage below a voltage of said power supply.
3. The differential charge pump circuit of claim 1, wherein said .Iadd.third and fourth current .Iaddend.sourcing transistors . .possesses.!. .Iadd.each possess .Iaddend.a high resistance such that any imperfections in said first and second .Iadd.current sourcing .Iaddend.transistors . .results.!. .Iadd.result .Iaddend.in a proportionally . .small.!. .Iadd.smaller .Iaddend.effect.
4. A CMOS differential charge pump circuit comprising:
a first and second n-channel MOSFET transistors each comprising a drain, a source coupled to a biasing current, and a gate for receiving control signals comprising large input swings sufficient to switch all of said biasing current in either said first n-channel MOSFET or said second n-channel MOSFET;
a power supply for providing electrical power to said circuit;
a load element comprising:
a positive differential load resistance coupling said power supply to said drain of said first n-channel MOSFET, and to said drain of said second n-channel MOSFET;
a negative differential load resistance coupling said power supply to said drain of said first n-channel MOSFET, and to said drain of said second n-channel MOSFET, said negative differential load resistance comprising an absolute value being substantially equal to a value of said positive differential resistance . .so that said load element exhibits high differential impedance to prohibit leakage in said first and second n-channel MOSFETS.!.; and
at least one capacitor for generating a capacitance across said drain of said first. .;.!. n-channel MOSFET and said drain of said second n-channel MOSFET, .Iadd.wherein said load element exhibits high differential impedance to prohibit leakage of the at least one capacitor, .Iaddend.said control signals controlling said gates of said first and second n-channel MOSFETs so as to switch .Iadd.substantially half of .Iaddend.all of said biasing current, in both directions, from said load element across said capacitance.
5. The CMOS differential charge pump circuit of claim 4 . .wherein.!. .Iadd.further comprising.Iaddend.:
a plurality of p-channel MOSFETS each comprising a source coupled to said . .vower.!. .Iadd.power .Iaddend.supply, a drain, and a gate. .:.!..Iadd.;.Iaddend.
said negative differential load resistance comprises first and second p-channel MOSFETs, said drain of said first p-channel MOSFET being coupled to said drain of said second n-channel MOSFET and said drain of said second p-channel MOSFET being coupled to said drain of said first n-channel MOSFET;
said positive differential load resistance comprises third and fourth p-channel MOSFETs each having said gate coupled to said source, said drain of said third p-channel MOSFET being coupled to said drain of said first n-channel MOSFET, and said drain of said fourth p-channel MOSFETs being coupled to said drain of said second n-channel MOSFET; and
said gate in said fourth p-channel MOSFET being coupled to said gate of said second p-channel MOSFET to generate a first current mirror, and said gate in said third p-channel MOSFET being coupled to said gate of said first p-channel MOSFET to generate a second current mirror, wherein an output common mode level at said output terminal being a p-channel MOSFET source to gate voltage below a voltage of said power supply.
6. The CMOS differential charge pump circuit of claim 5, wherein said positive differential load resistance comprising said third and fourth p-channel MOSFETs possesses a high resistance such that any imperfections in said first and second p-channel MOSFETs results in a proportionally small effect.
7. A differential charge pump circuit comprising:
first and second transistors each comprising a first terminal for receiving current, a second terminal, and a third terminal for controlling the amount of biasing current flowing from said first terminal to said second terminal, said third terminal on said first and second transistor receiving control signals comprising large input swings sufficient to switch all said biasing current in either said first transistor or said second transistor for generating a charge pump;
a power supply for providing electrical power to said circuit;
a load element comprising:
a positive differential load resistance coupling said power supply to said first terminal of said first transistor and to said first terminal of said second transistor, and
a negative differential load resistance coupling said power supply to said first terminal of said second transistor and to said first terminal of said first transistor, said negative differential load resistance comprising an absolute value being substantially equal to a value of said positive differential resistance . .so that said load element exhibits high differential impedance to prohibit leakage in said first and second transistors.!., and
at least one capacitor for generating a capacitance across said first terminal of said first transistor and said first terminal of said second transistor, .Iadd.wherein said load element exhibits high differential impedance to prohibit leakage of the at least one capacitor, .Iaddend.said control signals controlling said third terminals of .Iadd.said .Iaddend.first and second transistors so as to switch . .all.!. .Iadd.a portion .Iaddend.of said biasing current, in both directions, from said load element across said capacitance.
8. The differential charge pump circuit of claim 7 wherein said load element comprises:
a plurality of current sourcing transistors each comprising a first terminal for receiving current and being coupled to said power supply, a second terminal for dispensing current, and a third terminal for controlling the amount of current flowing from said first terminal to said second terminal;
said negative differential load resistance comprising first and second current sourcing transistors, said second terminal of said first current sourcing transistor being coupled to said first terminal of said second transistor, and said second terminal of said second current sourcing transistor being coupled to said . .second.!. .Iadd.first .Iaddend.terminal of said first transistor;
said positive differential load resistance comprising third and fourth current sourcing transistors each having said third terminal coupled to said second terminal, said second terminal of said third current sourcing transistor being coupled to said first terminal of said first transistor, and said second terminal of said fourth current sourcing transistors being coupled to said first terminal of said second transistor; and said third terminal in said fourth current sourcing transistor being coupled to said third terminal of said second current sourcing transistor to generate a first current mirror, and said third terminal in said third current sourcing transistor being coupled to said third terminal of said first current sourcing transistor to generate a second current mirror.
9. The differential charge pump circuit of claim 8, wherein said first and second transistors comprise n-channel MOSFET transistors, and said plurality of current sourcing transistors comprise p-channel MOSFET transistors so as to provide an output common mode level at said output terminal being a p-channel MOSFET source to gate voltage below a voltage of said power supply.
10. The differential charge pump circuit of claim 8, wherein said third and fourth current sourcing transistors comprise a high resistance so that any imperfection in said first and second current sourcing transistors in cancellation results in a proportionately negligible effect.
11. The differential charge pump circuit of claim 7 wherein at least one capacitor comprise a single capacitor coupled across said first terminal of said first transistor and said first terminal of said second transistor.
12. The differential charge pump circuit of claim 7 wherein at least one capacitor comprise two capacitors, a first capacitor being coupled from said first terminal of said first transistor to ground, and a second capacitor being coupled from said first terminal of said second transistor to ground.
13. A method for generating charge across a capacitor in accordance with control signals, said method comprising the steps of:
providing first and second transistors each comprising a first terminal for receiving a biasing current, a second terminal for dispensing said biasing current, and a third terminal for controlling the amount of biasing current flowing from said first terminal to said second terminal;
inputting, on said third terminal of said first and second transistors, said control signals comprising large input swings sufficient to switch all of said biasing current in either said first transistor or said second transistor;
providing electrical power;
providing a positive differential load resistance;
coupling said electrical power from said positive differential load resistance to said first terminal of said first transistor and to said first terminal of said second transistor;
providing a negative differential load resistance comprising an absolute value being substantially equal to a value of said positive differential resistance . .so that said load element exhibits high differential impedance to prohibit leakage in said first and second transistors.!.;
coupling said electrical power from said negative differential load resistance to said first terminal of said second transistor and to said first terminal of said first transistor; and
generating a capacitance across said first terminal of said first transistor and said first terminal of said second transistor, .Iadd.wherein said load element exhibits high differential impedance to prohibit leakage of the at least one capacitor, .Iaddend.said control signals controlling said third terminals of .Iadd.said .Iaddend.first and second transistors so as to switch .Iadd.substantially half of .Iaddend.all of said biasing current, in both directions, from said load element across said capacitance. .Iadd.
14. A differential charge pump circuit comprising:
first and second transistors each comprising a first terminal for receiving current, a second terminal, and a third terminal for controlling the amount of biasing current flowing from said first terminal to said second terminal, said third terminal on said first and second transistor receiving control signals comprising large input swings sufficient to switch all said biasing current in either said first transistor or said second transistor;
a load element comprising:
a positive differential load resistance coupling power to said first terminal of said first transistor and to said first terminal of said second transistor; and
a negative differential load resistance coupling power to said first terminal of said second transistor and to said first terminal of said first transistor, said negative differential load resistance comprising an absolute value being substantially equal to a value of said positive differential resistance; and
a least one capacitor for generating a capacitance across said first terminal of said first transistor and said first terminal of said second transistor, wherein said load element exhibits high differential impedance to prohibit leakage of the at least one capacitor, said control signals controlling said third terminals of said first and second transistors so as to switch a portion of said biasing current, in both directions, from said load element across said capacitance..Iaddend..Iadd.
15. A method for generating charge across a capacitor in accordance with control signals, said method comprising the steps of:
providing first and second transistors each comprising a first terminal for receiving a biasing current, a second terminal for dispensing said biasing current, and a third terminal for controlling the amount of biasing current flowing from said first terminal to said second terminal;
inputting, on said third terminal of said first and second transistors, said control signals comprising large input swings sufficient to switch all of said biasing current in either said first transistor or said second transistor;
providing a positive differential load resistance;
coupling power from said positive differential load resistance to said first terminal of said first transistor and to said first terminal of said second transistor;
providing a negative differential load resistance comprising an absolute value being substantially equal to a value of said positive differential resistance;
coupling power from said negative differential load resistance to said first terminal of said second transistor and to said first terminal of said first transistor; and
generating a capacitance across said first terminal of said first transistor and said first terminal of said second transistor, wherein said load element exhibits high differential impedance to prohibit leakage of the at least one capacitor, said control signals controlling said third terminals of said first and second transistors so as to switch substantially half of all of said biasing current, in both directions, from said load element across said capacitance..Iaddend.
Description
FIELD OF THE INVENTION

The present invention relates to a differential amplifier having high differential impedance and low common mode impedance.

BACKGROUND OF THE INVENTION.

In general, a differential amplifier, or difference amplifier, receives two signals as inputs, and outputs either the current or voltage difference between the input signals. One problem associated with differential amplifiers is that they exhibit common mode sensitivities. Common mode sensitivities are defined as the dependency of the output common mode voltage on the change in any parameter in the circuit, such as device mismatch. Some differential amplifiers have common mode sensitivities that are of the same order as the differential gain of the amplifier.

FIG. 1a illustrates a typical prior art high gain differential amplifier. The output is coupled from the drains of transistors T1 and T2. As is well known in the art, the incremental differential gain of the circuit illustrated in FIG. 1a is infinitely large if the current source drain loads are perfect, and if transistors T1 and T2 have zero differential output conductance. Although the incremental differential gain is infinite, the differential amplifier also exhibits infinite common mode sensitivity. The infinite common mode sensitivity is a result of the mismatch between the sum of the drain load currents, labeled IDL on FIG. 1a, and the value of the current source at the common source connection. If the drain load currents are not precisely equal, the common mode output voltage approaches the value of either Vdd or Vss.

To mitigate the problem of common mode sensitivity, a feedback bias circuit may be employed as shown in FIG. 1b. In the circuit of FIG. 1b, the common mode output voltage, labeled Va+Vb, is compared with a reference voltage labeled Vref. Any error detected between the desired and actual common mode output levels generates a correction signal that is fed back to control the current source at the common source connection, driving the output voltage to the correct value. Although use of a feedback loop solves the current source biasing problem, the feedback loop generates new problems. For example, the feedback loop introduces complexity to the circuit operation. In addition, a feedback loop inherently exhibits limited bandwidth, thereby placing constraints on the time required to obtain steady state operation when the differential amplifier is powered on and off. The ability to rapidly obtain steady state operation is particularly important in order to extend battery life in portable equipment where it is desirable to activate only those circuits that are in use at a particular moment in time.

Differential amplifiers, when overdriven, also have application for use in charge pump circuits. A charge pump is a circuit, for example, a CMOS circuit, which receives two signals as inputs and generates a voltage across the capacitor indicative of the phase difference between the two input signals. An example of a circuit that uses a charge pump is a phase-locked loop circuit. In such a circuit, a charge pump is used to integrate the phase error between the desired phase and the phase output. A perfectly lossless charge pump provides a theoretically infinite output if there is non-zero phase error.

A perfectly lossless charge pump enables the attainment of theoretically zero phase error (assuming that there are no other error sources), since any finite output can be obtained with a zero value input.

A lossy charge pump, however, requires a non-zero phase error in order to produce a finite output, and hence, a static phase error results. It is therefore desirable to reduce to an absolute minimum any loss in the charge pump.

An idealized prior art technique is shown in the MOS circuit of FIG. 2a. In this circuit, current sources are utilized as high-impedance loads. Transistors T1 and T2 are assumed to be driven by signals that are sufficiently large in amplitude to switch substantially all of the current 2I of the current source alternately through M1 and M2, so that a net current of I or -I flows through the capacitor. This differential circuit requires some means, however, to set the common-mode level of the output voltage (i.e., the average voltage of the drain terminals of T1 and T2).

One method to provide this is through the use of common-mode feedback bias control loop, as shown in the example of FIG. 2b. In the circuit shown in FIG. 2b, the DC value of the output voltage is compared with a reference voltage, and feedback is arranged to adjust the value of the current source to control the common-mode output voltage. However, stability for the common-mode loop is an issue. Additionally, some reference voltage (either explicit or implicit) is needed to set the value of the common-mode output voltage. Furthermore, the biasing circuit consumes substantially additional die area on a relative basis. Finally, in some applications, it is desirable for the common-mode value of the output to lie within fairly narrow bounds, even when the charge pump is turned off. Use of a common-mode loop is impractical in such a case, since, without power, there is no active loop and the value does not lie within narrow bounds.

SUMMARY AND OBJECTS OF THE INVENTION

Therefore, it is an object of the present invention to provide a differential amplifier that possesses low common mode sensitivities.

It is another object of the present invention to provide a s differential amplifier that operates down to low supply voltages.

It is another object of the present invention to provide a differential amplifier possessing a rapid transition from a disabled state to an enabled state.

It is another object of the present invention to provide a differential charge pump circuit that operates with low leakage.

It is another object of the present invention to provide a differential charge pump that operates down to low supply voltages.

Furthermore, it is an object of the present invention to provide a charge pump circuit, which provides well-defined bounds on the common-mode value of the output voltage when powered down.

These and other objects of the present invention are realized in an arrangement including a high gain low voltage differential amplifier exhibiting extremely low common mode sensitivities. The differential amplifier contains a first and second transistor each comprising a first terminal for receiving a supply current, a second terminal for dispensing the supply current, and a third terminal for controlling the amount of supply current flowing from the first terminal to the second terminal. Differential signals are input to the third terminal on the first and second transistors. A power supply, for providing electrical power to the circuit, generates Vdd and Vss voltages. A positive differential load resistance is generated and is connected from the power supply to the first terminal of the first transistor and to the first terminal of the second transistor. To offset the positive differential load resistance, a negative differential load resistance is generated and connects the power supply to the first terminal of the second transistor and to the first terminal of the first transistor. The output signal is generated from the first terminal of the first transistor and from the first terminal of the second transistor. Consequently, the output of the differential amplifier exhibits low common-mode impedance so as to reduce common-mode sensitivities.

For operation as a charge pump circuit, the differential amplifier contains at least one capacitor for generating a capacitance across the first terminal of the first transistor and the first terminal of the second transistor. Control signals are input to the third terminals of the first and second transistors so as to permit switching current, in both directions, from the positive differential load resistance and the negative differential load resistance across the capacitance.

Other objects, features and advantages of the present invention will be apparent from the accompanying drawings, and from the detailed description that follows below.

BRIEF DESCRIPTION OF THE DRAWINGS

The present invention is illustrated by way of example and not limitation in the figures of the accompanying drawings in which like references indicate similar elements, and in which:

FIG. 1a shows a prior art idealized differential amplifier;

FIG. 1b shows a prior art differential amplifier with common-mode feedback bias;

FIG. 2a shows a prior-art differential charge pump;

FIG. 2b shows a prior-art differential charge pump with common-mode feedback bias;

FIG. 3 shows a high gain differential amplifier configured in accordance with the present invention;

FIG. 4 shows one embodiment of the differential charge pump of the present invention;

FIG. 5 shows another embodiment of the differential charge pump of the present invention.

DETAILED DESCRIPTION

A high gain low voltage differential amplifier exhibiting extremely low common mode sensitivities is described. The differential amplifier contains six metal oxide semiconductor field effect transistors (MOSFETs). The high gain and low common mode sensitivity characteristics of the differential amplifier are obtained through a load element. The load element includes a positive differential load resistance and a negative differential load resistance. In one embodiment, the negative and the positive differential load resistances are configured to offset one another. The load element possesses an ideally infinite differential resistance, and low common mode resistance of the order of the reciprocal transconductance of the MOS devices. Because the load element presents a low common mode impedance, the need for common mode feedback is eliminated.

The differential amplifier has application for use in a differential charge pump circuit. The high differential impedance of the differential amplifier allows the attainment of extremely small leakage, while a low common-mode impedance results in simplified biasing.

FIG. 3 shows a low voltage differential amplifier 300. The low voltage differential amplifier 300 contains six metal oxide semiconductor field effect transistors (MOSFETs). Although embodiments of the invention are described in conjunction with a complementary metal oxide semiconductor (CMOS) configuration, other devices, such as bipolar transistors may be used without deviating from the spirit and scope of the invention. Input signals, labeled Input1 and Input2 on FIG. 3, are input to the gates of transistors M1 and M2, respectively. The differential amplifier 300 is connected to a first power source, having a voltage of Vdd, and a second power source having a voltage of Vss. An output for the differential amplifier 300 is taken from the drains of transistors M1 and M2 labeled Va and Vb on FIG. 3. The differential amplifier 300 illustrated in FIG. 3 is a high gain differential amplifier exhibiting extremely low common mode sensitivities, on the order of unity. The high gain and low common mode sensitivity characteristics of S the differential amplifier 300 are obtained by coupling a high differential resistance, but a low common mode resistance, from the first power source to the drain of transistors M1 and M2.

The load element of the present invention comprises p-channel MOSFET transistors M3, M4, M5 and M6. The load element couples the first power source to the drains of transistors M1 and M2. The load element possesses an ideally infinite differential resistance, and low common mode resistance of the order of the reciprocal transconductance of the MOS devices. The transistors M3 and M6 are diode connected such that the gates are coupled to the drains of the respective devices. Consequently, transistors M3 and M6 together comprise a very low differential resistance.

The gate of transistor M3 is coupled to the gate of transistor M4, and the gate of transistor M5 is coupled to the gate of transistor M6. Because the gates of transistors M3 and M4 are connected, ideally transistor M4 mirrors the current of transistor M3. The drain of transistor M4 is coupled to the drain of transistor M2 so that the mirrored current through M4 flows through M2. By mirroring the current through transistor M3, which is responsible for the low differential resistance, no differential current is generated.

In effect, transistors M4 and M5 serve as a negative differential resistance. Similarly, transistor M5 mirrors the current of transistor M6. The current flowing through transistor M6 is provided at the drain of transistor M1. Effectively, transistors M3 and M6 constitute a positive differential resistance. Therefore, the high differential resistance is generated because the negative differential resistance, generated by transistors M4 and M5, cancels the positive differential resistance generated by transistors M3 and M6.

Because transistors M3-M6 present a low common mode impedance, the need for common mode feedback is eliminated. The output common mode level of the differential amplifier 300 is one p-channel source to gate voltage drop below the power supply, Vdd. If the current supplied to the differential amplifier 300 is eliminated, the common mode output voltage cannot drift far from the value retained when the circuit was active. Consequently, power up recovery upon reactivation occurs quickly because the differential amplifier 300 does not utilize common mode feedback bias which requires a feedback loop to settle. In a first embodiment, transistors M3-M6 are constructed substantially identical in size so that the negative differential load resistance cancels the positive differential.

In another embodiment of the differential amplifier of the present invention, transistors M3 and M6 are constructed substantially identical in size, and transistors M4 and M5 are constructed substantially identical in size. Unlike the first embodiment of the present invention, the transistor pair M4 and M5 is mismatched from the transistor pair M3 and M6. By mismatching the transistors comprising both the negative differential resistance and the positive differential resistance, a controlled gain other than infinity is realized. In addition, this embodiment preserves the attribute of low common mode sensitivity. For this embodiment of the differential amplifier, the negative differential resistance of transistor pair M4 and M5 does not precisely cancel the positive differential resistance of transistor M3 and M6, leaving a finite residual differential resistance. The finite residual differential resistance may comprise a positive or a negative resistance, depending on the relative magnitudes of the individual resistances comprising the load elements.

The embodiments of the present invention have use in a variety of applications. For example, the differential amplifier has application for use in a differential charge pump circuit. One embodiment of a low leakage CMOS charge pump circuit of the present invention, is illustrated in FIG. 4. For other embodiments, other types of devices may be used.

In the embodiment shown in FIG. 4, the load is formed of a quad of P-channel MOS devices. As explained above in conjunction with the differential amplifier 300, transistors M3 and M6 are diode-connected, and are located in parallel with cross-connected transistors M4 and M5. For use in a charge pump circuit, transistors M3, M4, M5 and M6 are all made to be substantially of the same size. An integration capacitance C1 is shown as a single device connected to the drains of the drive transistors M1 and M2.

The signals driving the gates of drive transistors M1 and M2 are assumed to be large enough in amplitude to switch substantially . .all of.!. the current . .2I.!. .Iadd.I .Iaddend.of the current source into the integrating capacitance C1.

The diode-connected devices, M3, M6, together present a positive differential resistance. The positive differential resistance by itself provides an undesirable leakage path for the integrating capacitance. To mitigate this leakage, the current through M3, M6 is canceled by the function of transistors M4, M5, which function can be viewed as that of a negative resistance. Thus, transistors M4, M5 cancel out the leakage of M3, M6 in the following manner.

Transistors M3 and M4 comprise a current mirror. Assuming ideal behavior, the two devices carry the same current. Because the drains of devices M3 and M4 are connected to opposite sides of the capacitance, the net contribution by this connection to the differential current is zero. By symmetry, the same reasoning applies to the current mirror formed by transistors M5, M6, so that the net differential resistance presented by transistors M3, M4, M5, M6 is ideally infinite, leaving only finite differential output resistance of the driving pair M1, M2, and the inherent capacitor leakage as differential loss mechanisms.

In practice, however, mismatches in the transistors cause departures from ideal behavior. Hence, it is desirable to choose the effective resistance of the diode-connected devices M3, M6 as high as possible such that any imperfect cancellation by respectively M4, M5, will have a proportionally smaller effect. The effect of finite differential output resistance of M1, M2, is usually negligible, because there is an inherent cascoding effect by M1, M2 on the current source. The charge pump switches . .all.!. the current . .2I.!. .Iadd.I .Iaddend.into the integrating capacitance by the control input signals in either a positive or negative direction. For example, if M1 is turned on and M2 is turned off, transistor M1 acts as a cascoding device for the current source (which source is assumed to be realized with a transistor or collection of transistors), boosting the effective impedance.

This argument applies symmetrically to the case where M2 is on and M1 is off. Hence, the leakage caused by M1, M2 is generally negligible. Further advantage of the invention is that the common-mode output voltage of the charge pump is simply lower than the positive supply voltage by one source-to-gate voltage of a P-channel device.

Therefore, if the charge pump is ever disabled, for example, by shutting off the current source, recovery is relatively quick because common-mode levels cannot be moved far from their equilibrium active values.

FIG. 5 shows a second embodiment of the charge pump circuit of the present invention. For this embodiment, an alternate connection of the integrating capacitance is employed. For some circuits, the most area-efficient capacitance is formed from the gate structure of a MOS transistor. Such capacitors require DC bias that is in excess of approximately one threshold voltage to maximize capacitance and to avoid excessive nonlinearities. In this embodiment, the biasing criteria is satisfied by splitting the capacitor into two equal capacitors and coupling each capacitor to Vss. By connecting each capacitor to Vss, this embodiment provides filtering of power supply (Vdd) noise. Any noise on the positive power supply that couples through the p-channel load devices is bypassed by the capacitors, reducing greatly the amount of the noise passed on to any subsequent stage.

Thus, a differential charge pump that employs a load device that possesses high differential impedance, but a very low common-mode impedance, is described. The high differential impedance allows the attainment of extremely small leakage, while low common-mode impedance results in simplified biasing.

In the foregoing specification, the invention has been described with reference to specific exemplary embodiments thereof. It will, however, be evident that various modifications and changes may be made thereto without departing from the broader spirit and scope of the invention as set forth in the appended claims. The specification and drawings are, accordingly, to be regarded in an illustrative rather than a restrictive sense.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3771063 *Mar 13, 1972Nov 6, 1973Calnor El Paso IncBi-polar phase detector
US4156851 *Oct 25, 1977May 29, 1979Winters Paul NConstant-phase delay network
US4178554 *Oct 25, 1977Dec 11, 1979Hitachi, Ltd.Phase difference detector
US4285006 *Jul 26, 1979Aug 18, 1981Mitsubishi Denki Kabushiki KaishaGhost cancellation circuit system
US4291274 *Nov 20, 1979Sep 22, 1981Tokyo Shibaura Denki Kabushiki KaishaPhase detector circuit using logic gates
US4364082 *Feb 18, 1981Dec 14, 1982Hitachi, Ltd.Phase detection circuit and automatic tint control circuit of color television receiver utilizing the same
US4479202 *May 11, 1983Oct 23, 1984Tokyo Shibaura Denki Kabushiki KaishaMemory circuit
US4506175 *Aug 18, 1982Mar 19, 1985Rca CorporationDigital phase comparator circuit producing sign and magnitude outputs
US4520321 *Nov 30, 1982May 28, 1985Anritsu Electric Company LimitedPhase difference detector with phase inversion of one input signal when phase difference is small
US4623805 *Aug 29, 1984Nov 18, 1986Burroughs CorporationAutomatic signal delay adjustment apparatus
US4635097 *Feb 11, 1985Jan 6, 1987Sony CorporationMethod and system for processing digital video signal incorporating phase-correction feature
US4721904 *Dec 17, 1985Jan 26, 1988Victor Company Of Japan, Ltd.Digital phase difference detecting circuit
US4751469 *May 22, 1987Jun 14, 1988Hitachi Ltd.Phase coincidence detector
US4868512 *Jul 31, 1987Sep 19, 1989Marconi Instruments LimitedPhase detector
US4870303 *Jun 3, 1988Sep 26, 1989Motorola, Inc.Phase detector
US4893094 *Mar 13, 1989Jan 9, 1990Motorola, Inc.Frequency synthesizer with control of start-up battery saving operations
US4904948 *Mar 14, 1988Feb 27, 1990Fujitsu LimitedPhase comparator circuit
US4929916 *Mar 10, 1989May 29, 1990Nec CorporationCircuit for detecting a lock of a phase locked loop
US4963817 *Jun 28, 1989Oct 16, 1990Fujitsu LimitedMethod and apparatus for detecting a phase difference between two digital signals
US5095233 *Feb 14, 1991Mar 10, 1992Motorola, Inc.Digital delay line with inverter tap resolution
US5121010 *Feb 14, 1991Jun 9, 1992Motorola, Inc.Phase detector with deadzone window
US5128554 *Feb 14, 1991Jul 7, 1992Motorola, Inc.Opposite phase clock generator circuit
US5148113 *Nov 29, 1990Sep 15, 1992Northern Telecom Ltd.Clock phase alignment
US5164838 *Apr 18, 1991Nov 17, 1992Pioneer Electronic CorporationTime base error signal generating apparatus
US5179303 *Jul 16, 1992Jan 12, 1993Northern Telecom LimitedSignal delay apparatus employing a phase locked loop
US5187448 *Feb 3, 1992Feb 16, 1993Motorola, Inc.Differential amplifier with common-mode stability enhancement
US5220294 *May 21, 1991Jun 15, 1993Nec CorporationPhase-locked loop circuit
US5223755 *Dec 26, 1990Jun 29, 1993Xerox CorporationExtended frequency range variable delay locked loop for clock synchronization
US5248946 *Dec 11, 1991Sep 28, 1993Mitsubishi Denki Kabushiki KaishaSymmetrical differential amplifier circuit
US5253042 *Dec 12, 1991Oct 12, 1993Sony CorporationBurst phase detection circuit
US5253187 *Feb 19, 1992Oct 12, 1993Canon Kabushiki KaishaVibration sensors
US5309162 *Dec 10, 1992May 3, 1994Nippon Steel CorporationAutomatic tracking receiving antenna apparatus for broadcast by satellite
US5362995 *May 3, 1993Nov 8, 1994Nec CorporationVoltage comparing circuit
US5394024 *Dec 17, 1992Feb 28, 1995Vlsi Technology, Inc.Circuit for eliminating off-chip to on-chip clock skew
US5422918 *Dec 9, 1993Jun 6, 1995Unisys CorporationClock phase detecting system for detecting the phase difference between two clock phases regardless of which of the two clock phases leads the other
US5432480 *Apr 8, 1993Jul 11, 1995Northern Telecom LimitedPhase alignment methods and apparatus
US5440274 *Nov 24, 1992Aug 8, 1995Texas Instruments Deutschland GmbhPhase detector circuit and PLL circuit equipped therewith
EP0490690A1 *Dec 12, 1991Jun 17, 1992Mitsubishi Denki Kabushiki KaishaAmplifier circuit
EP0521215A1 *Oct 2, 1991Jan 7, 1993Exar CorporationDisk drive read circuit with programmable differentiator delay
Non-Patent Citations
Reference
1 *Patent Abstracts of Japan, vol. 4, No. 67 (E 11) (549) May 20, 1980 & Japan Application, 55 035 516 (Tokyo Shibaura Denki K.K.) Mar. 12, 1980.
2Patent Abstracts of Japan, vol. 4, No. 67 (E-11) (549) May 20, 1980 & Japan Application, 55 035 516 (Tokyo Shibaura Denki K.K.) Mar. 12, 1980.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6720832 *Jun 26, 2002Apr 13, 2004Infineon Technologies North America Corp.System and method for converting from single-ended to differential signals
US6784735 *Apr 16, 2003Aug 31, 2004Frontend Analog And Digital Technology CorporationHigh switching speed differential amplifier
US7312643 *Mar 1, 2004Dec 25, 2007Oki Electric Industry Co., Ltd.Differential current driver and data transmission method
US7486117Nov 13, 2007Feb 3, 2009Oki Semiconductor Co., Ltd.Differential current driver and data transmission method
US7521994Sep 20, 2007Apr 21, 2009Micronas GmbhThree-stage amplifier
US8040168 *Jul 26, 2005Oct 18, 2011Panasonic CorporationCharge pump circuit
EP1903672A2 *Aug 30, 2007Mar 26, 2008Micronas GmbHThree-stage amplifier
Classifications
U.S. Classification327/536, 330/257, 327/563, 330/253
International ClassificationH03L7/093, H03F3/45
Cooperative ClassificationH03F2203/45644, H03F2203/45176, H03F2203/45201, H03F3/45183, H03F2203/45466, H03F2203/45208, H03F2203/45674, H03F3/45076, H03F2203/45188, H03F3/45179, H03F2203/45712
European ClassificationH03F3/45S1B, H03F3/45S1B1, H03F3/45S1
Legal Events
DateCodeEventDescription
Dec 6, 2006FPAYFee payment
Year of fee payment: 12
Dec 5, 2002FPAYFee payment
Year of fee payment: 8