|Publication number||USRE36179 E|
|Application number||US 08/325,815|
|Publication date||Apr 6, 1999|
|Filing date||Oct 19, 1994|
|Priority date||Feb 13, 1990|
|Also published as||EP0442688A2, EP0442688A3, US5157291|
|Publication number||08325815, 325815, US RE36179 E, US RE36179E, US-E-RE36179, USRE36179 E, USRE36179E|
|Original Assignee||Seiko Instruments Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (2), Non-Patent Citations (4), Referenced by (41), Classifications (11), Legal Events (2)|
|External Links: USPTO, USPTO Assignment, Espacenet|
The present invention relates to a switching circuit of the monolithic IC type.
FIG. 2 shows a circuit diagram of the conventional switching circuit. Input terminals 1 and 2 receive different voltages V1 and V2, respectively. Either of the received voltages is outputted from an output terminal 5 through corresponding switching transistors 3 and 4. The voltages V1 and V2 are inputted into a comparator 6. The comparator 6 produces an output which is concurrently applied to a gate of the switching transistor 4 and to a gate of the other switching transistor 3 through an inverter 7.
In a condition where V1>V2, the comparator 6 produces an output having a high level so that the switching transistor 4 is turned off or placed in a non-conductive switching state. On the other hand, the output of the inverter 7 is held at a low level so that the other switching transistor 3 is turned on or placed on a conductive switching state. Consequently in this condition, the output terminal 5 provides the voltage V1. In a condition where V1<V2, the switching states of the switching transistors 3 and 4 are reversed so that the output terminal 5 provides the voltage V2. The comparator 6 and the inverter 7 are powered from the output terminal 5.
However, in this circuit construction, it is impossible to turn off both of the switching transistors so as to place the output terminal 5 in a floating state. The reason is that the switching transistor of the MOS type is structurally accompanied with a parasitic diode having an anode coupled to either of the input terminals 1 and 2 and a cathode coupled to the output terminal 5. Therefore, the output terminal 5 receives through the parasitic diode a voltage equal to the higher one of the input voltages minus the voltage drop across the parasitic diode. This voltage is effective to operate the comparator 6 and the inverter 7 to enable the same to turn on and off the switching transistors 3 and 4 to thereby constitute a current path having a voltage drop smaller than the voltage drop across the parasitic diode.
For the above described reason, the output terminal 5 necessarily provides the higher one of the voltages V1 and V2, thereby causing a problem that the floating state cannot be realized.
In order to solve the above noted problem of the prior art, an object of the present invention is to provide an improved switching circuit responsive to an external signal to place its output terminal in a floating state.
In realization of the aforesaid object, a pair of the switching transistors are integrated in the form of MOS transistors on a substrate, and their source region and drain region are electrically separated from the substrate. Further, a diode is formed between each of the input terminals and the substrate. Moreover, controlling circuits such as a comparator are powered through the substrate.
FIG. 1 is a circuit diagram of the inventive switching circuit; and
FIG. 2 is a circuit diagram of the conventional switching circuit.
Hereinafter, an embodiment of the invention is described in detail with reference to the drawings. FIG. 1 shows a circuit diagram of the monolithic switching circuit according to the invention. A pair of input terminals 1 and 2 are connected to an output terminal 5 through switching transistors 3 and 4, respectively. The input terminals 1 and 2 are connected also to a comparator 6 in manner similar to the conventional circuit. According to the invention, advantageously both the source and drain regions of the switching transistors 3 and 4 are electrically separated from a substrate on which the switching transistors 3 and 4 are formed. Further, the substrate is connected to a diode 8 having an anode coupled to the input terminal 1, and the substrate is also connected to another diode 9 having an anode coupled to the input terminal 2. Moreover, the substrate is also connected to a power supply line which is connected to .Iadd.a power source terminal 12 connected to .Iaddend.the comparator 6 and a gate circuit 10. The gate circuit 10 has one input terminal connected to a control terminal 11 receptive of a control signal and another input terminal connected to an output terminal of the comparator 6. The comparator 6, gate circuit 10 and control terminal 11 comprise a control circuit which, as described below, controls the switching states of the switching transistors 3, 4.
In operation, when voltages V1 and V2 are applied to the input terminals 1 and 2, respectively, the comparator 6 and the gate circuit 10 are placed in the operative state since electric power is supplied thereto through the diodes 8 and 9, respectively. At this time, the supplied electric power source voltage .Iadd.applied to the power source terminal 12 .Iaddend.is equal to the higher one of the voltages V1 and V2 minus a voltage drop developed across the corresponding diode. Then, the comparator 6 and gate circuit 10 operate according to the relative magnitude difference between the pair of voltages V1 and V2 to selectively turn on and off the switching transistors 3 and 4. In such operation, the control terminal 11 must be held at the high level.
On the other hand, when the control terminal 11 is switched to the low level, the output of the gate circuit 10 is turned to the high level so that the switching transistor 3 is turned off. If the condition V1>V2 is held at this time, the other switching transistor 4 is also turned off to thereby place the output terminal 5 in the floating state.
The inventive switching circuit can be constructed in the form of a monolithic IC integrated with all of the components including a comparator, a gate circuit and diodes, in the form of MOS transistors. Further, the diode is preferable composed of a Shottky barrier diode having a relatively small voltage drop in the forward direction in order to improve performance of the switching circuit.
As described above, according to the present invention, a diode is formed between each input terminal and a substrate in which the switching transistor is integrated in the form of a MOS transistor, and control circuits such as a comparator are powered through the substrate. By such a construction, the pair of switching transistors can be concurrently turned off in response to an external control signal so as to place the output terminal in the floating state in the switching circuit.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3383602 *||Dec 5, 1952||May 14, 1968||Elvin E. Herman||Signal amplitued selector|
|US4896061 *||Dec 13, 1988||Jan 23, 1990||Siemens Aktiengesellschaft||GaAs analog switch cell with wide linear dynamic range from DC to GHz|
|1||*||Patent Abstracts of Japan, vol. 1, No. 50, May 16, 1977, p. 3234 E 76 (JP A 5678230).|
|2||Patent Abstracts of Japan, vol. 1, No. 50, May 16, 1977, p. 3234 E'76 (JP-A-5678230).|
|3||*||Patent Abstracts of Japan, vol. 5, No. 145 (E 74)(817), Sep. 12, 1981 (JP A 51146152).|
|4||Patent Abstracts of Japan, vol. 5, No. 145 (E-74)(817), Sep. 12, 1981 (JP-A-51146152).|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6208194 *||Dec 31, 1998||Mar 27, 2001||Honeywell International Inc.||Synchronous rectifier MOFSET with controlled channel voltage drop|
|US6566935||Aug 28, 2000||May 20, 2003||Stmicroelectronics S.A.||Power supply circuit with a voltage selector|
|US6744151 *||Sep 13, 2002||Jun 1, 2004||Analog Devices, Inc.||Multi-channel power supply selector|
|US6833739||Mar 20, 2001||Dec 21, 2004||Fujitsu Limited||Input buffer circuit for semiconductor device|
|US6924694 *||Aug 26, 2003||Aug 2, 2005||Kabushiki Kaisha Toshiba||Switch circuit|
|US7176728 *||Feb 10, 2004||Feb 13, 2007||Saifun Semiconductors Ltd||High voltage low power driver|
|US7184313||Jun 17, 2005||Feb 27, 2007||Saifun Semiconductors Ltd.||Method circuit and system for compensating for temperature induced margin loss in non-volatile memory cells|
|US7298181 *||Dec 6, 2005||Nov 20, 2007||Pulsecore Semiconductor Corp.||Highest supply selection circuit|
|US7362161 *||Jan 30, 2006||Apr 22, 2008||Oki Electric Industry Co., Ltd.||Power supply switching circuit, data processing device, and method of controlling data processing device|
|US7414330 *||Apr 17, 2006||Aug 19, 2008||Himax Technologies Limited||Power switch device|
|US7512009||Apr 27, 2006||Mar 31, 2009||Saifun Semiconductors Ltd.||Method for programming a reference cell|
|US7557467 *||Jul 7, 2009||Sony Corporation||Portable photographing apparatus and power switching control method|
|US7652930||Apr 3, 2005||Jan 26, 2010||Saifun Semiconductors Ltd.||Method, circuit and system for erasing one or more non-volatile memory cells|
|US7668017||Feb 23, 2010||Saifun Semiconductors Ltd.||Method of erasing non-volatile memory cells|
|US7675782||Mar 9, 2010||Saifun Semiconductors Ltd.||Method, system and circuit for programming a non-volatile memory array|
|US7692961||Apr 6, 2010||Saifun Semiconductors Ltd.||Method, circuit and device for disturb-control of programming nonvolatile memory cells by hot-hole injection (HHI) and by channel hot-electron (CHE) injection|
|US7701779||Sep 11, 2006||Apr 20, 2010||Sajfun Semiconductors Ltd.||Method for programming a reference cell|
|US7738304||Oct 11, 2005||Jun 15, 2010||Saifun Semiconductors Ltd.||Multiple use memory chip|
|US7741736 *||Oct 9, 2007||Jun 22, 2010||International Business Machines Corporation||System and method for multiple sense point voltage regulation|
|US7743230||Feb 12, 2007||Jun 22, 2010||Saifun Semiconductors Ltd.||Memory array programming circuit and a method for using the circuit|
|US7760554||Jul 20, 2010||Saifun Semiconductors Ltd.||NROM non-volatile memory and mode of operation|
|US7786512||Aug 31, 2010||Saifun Semiconductors Ltd.||Dense non-volatile memory array and method of fabrication|
|US7808818||Dec 28, 2006||Oct 5, 2010||Saifun Semiconductors Ltd.||Secondary injection for NROM|
|US7964459||Jun 21, 2011||Spansion Israel Ltd.||Non-volatile memory structure and method of fabrication|
|US8053812||Nov 8, 2011||Spansion Israel Ltd||Contact in planar NROM technology|
|US8116142||Sep 6, 2005||Feb 14, 2012||Infineon Technologies Ag||Method and circuit for erasing a non-volatile memory cell|
|US8253452||Feb 21, 2006||Aug 28, 2012||Spansion Israel Ltd||Circuit and method for powering up an integrated circuit and an integrated circuit utilizing same|
|US8400841||Mar 19, 2013||Spansion Israel Ltd.||Device to program adjacent storage cells of different NROM cells|
|US20040051384 *||Sep 13, 2002||Mar 18, 2004||Analog Devices, Inc.||Multi-channel power supply selector|
|US20040232973 *||Aug 26, 2003||Nov 25, 2004||Kabushiki Kaisha Toshiba||Switch circuit|
|US20050174152 *||Feb 10, 2004||Aug 11, 2005||Alexander Kushnarenko||High voltage low power driver|
|US20050195625 *||Mar 1, 2005||Sep 8, 2005||Yoichi Onoue||Portable photographing apparatus and power switching control method|
|US20060056240 *||Apr 3, 2005||Mar 16, 2006||Saifun Semiconductors, Ltd.||Method, circuit and system for erasing one or more non-volatile memory cells|
|US20060212137 *||Jan 30, 2006||Sep 21, 2006||Oki Electric Industry Co., Ltd.||Power supply switching circuit, data processing device, and method of controlling data processing device|
|US20060285386 *||Jun 15, 2005||Dec 21, 2006||Saifun Semiconductors, Ltd.||Accessing an NROM array|
|US20060285408 *||Jun 17, 2005||Dec 21, 2006||Saifun Semiconductors, Ltd.||Method circuit and system for compensating for temperature induced margin loss in non-volatile memory cells|
|US20070036007 *||Aug 9, 2005||Feb 15, 2007||Saifun Semiconductors, Ltd.||Sticky bit buffer|
|US20070058444 *||Sep 6, 2005||Mar 15, 2007||Saifun Semiconductors, Ltd.||Method and circuit for erasing a non-volatile memory cell|
|US20070126482 *||Dec 6, 2005||Jun 7, 2007||Alliance Semiconductor, Inc.||Highest supply selection circuit|
|US20070205668 *||Apr 17, 2006||Sep 6, 2007||Tian-Hau Chen||Power switch device|
|US20090091186 *||Oct 9, 2007||Apr 9, 2009||International Business Machines Corporation||System and method for multiple sense point voltage regulation|
|U.S. Classification||327/407, 327/70, 327/408, 327/434|
|International Classification||H03K5/24, H03K17/693|
|Cooperative Classification||H03K17/693, H03K5/2472, H03K2217/0018|
|European Classification||H03K5/24F, H03K17/693|
|Apr 12, 2000||FPAY||Fee payment|
Year of fee payment: 8
|Mar 17, 2004||FPAY||Fee payment|
Year of fee payment: 12