Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUSRE36579 E
Publication typeGrant
Application numberUS 08/488,718
Publication dateFeb 22, 2000
Filing dateJun 8, 1995
Priority dateFeb 23, 1990
Fee statusPaid
Also published asDE69115952D1, DE69115952T2, EP0443989A2, EP0443989A3, EP0443989B1, US5218570
Publication number08488718, 488718, US RE36579 E, US RE36579E, US-E-RE36579, USRE36579 E, USRE36579E
InventorsLuigi Pascucci, Marco Olivo
Original AssigneeSgs-Thomson Microelectronics S.R.L.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Sense circuit for reading data stored in nonvolatile memory cells
US RE36579 E
Abstract
A sense circuit for reading EPROM and ROM type memory cells employs a circuit for generating an offsetting current which is exempt of error during transients and which thus permits to achieve a reduced access time. On the other hand, the sense circuit maintains the intrinsic advantages of a current-offset sensing architecture which is represented by a substantially unlimited operating voltage range toward the maximum value VCCmax. The current generating circuit is driven by means of a supplementary row of cells which is decoded at every reading and which replicates, during transients, the behaviour of the row selected for the reading.
Images(5)
Previous page
Next page
Claims(11)
What we claim is:
1. A sense circuit for reading EPROM and/or ROM type memory cells, programmable in an ON-condition or in an OFF-condition, organized in an array of columns and rows of cells, selectively addressable through row lines and bit lines, employing a differential amplifier for discriminating the conductivity of a selected array cell from the conductivity of a reference cell in an ON-condition, functionally connected in series to a first branch and to a second branch, respectively, of an input circuit of said differential amplifier, between a supply rail and ground, and offsetting means, capable of causing a discriminating unbalancing between the values of the currents flowing through said two branches of the input circuit of the differential amplifier, between the supply rail and ground,
characterized by the fact that said offsetting means is an offsetting current generating circuit formed by
at least a .Iadd.first .Iaddend.transistor (n1) having electrical characteristics equivalent to the electrical characteristics of anyone cell of said memory cells programmed in an ON-condition, and having a gate to which a driving voltage essentially identical to the voltage applied to a gate of a selected array cell to be read is applied for generating a first current (Ion) substantially identical to the current flowing through a selected array cell which is programmed in an .[.ONcondition.]. .Iadd.ON condition.Iaddend.;
a first current mirror capable of mirroring said first generated current (Ion) in an output branch of said first mirror;
a second current mirror, connected to said output branch of said first current mirror and capable of splitting said first current (Ion) into two identical semicurrents, one of which (.[.offset .]. .Iadd.Ioffset .Iaddend.) is forced through said first branch of said input circuit of said differential amplifier comprising said selected array cell to be read thus causing said discriminating current unbalance;
said driving voltage of said first transistor being provided by means of a supplementary row of cells, which supplementary row is decoded at every reading and which replicates, during transients, the electrical behaviour of the row of the array which includes said selected cell to be read.
2. A sense circuit for reading EPROM and/or ROM type memory cells, programmable in an ON-condition or in an OFF-condition, organized in an array of columns and rows of cells, selectively addressable through row lines and bit lines, employing a differential amplifier for discriminating the conductivity of a selected array cell from the conductivity of a reference cell in an ON-condition, functionally connected in series to a first branch and to a second branch, respectively, of an input circuit of said differential amplifier, between a supply rail and ground, and offsetting means capable of causing a discriminating unbalancing between the values of the currents flowing through said two branches of the input circuit of the differential amplifier, between the supply rail and ground,
characterized by the fact that said offsetting means is an offsetting current generating circuit formed by at least a .Iadd.first .Iaddend.transistor (n1) having electrical characteristics equivalent to the electrical characteristics of anyone cell of said memory cells programmed in an ON-condition, and having a gate to which a driving voltage essentially identical to the voltage applied to a gate of a selected array cell to be read is applied for generating a first current (Ion) substantially identical to the current flowing through a selected array cell which is programmed in an .[.ONcondition.]. .Iadd.ON condition.Iaddend.;
a second transistor (n2) having electrical characteristics equivalent to the electrical characteristics of anyone of said memory cells programmed in an OFF-condition, connected substantially in parallel with said first transistor (n1) for generating an additional current (Ioff) which is substantially identical to the current flowing through a selected array cell programmed in an OFF-condition;
a first current mirror capable of mirroring a sum current (Ion +Ioff) of said currents generated by said first and said second transistors in an output branch of said first mirror;
a second current mirror, connected to said output branch of said first mirror and capable of splitting said sum current into two identical semicurrents, one of which (Ioffset) is forced through said first branch of said input circuit of said differential amplifier which includes said selected array cell to be read, thus determining said discriminating current unbalance;
a third transistor (n6), having the same characteristics of said second transistor (n2), connected into said second branch of said input circuit including said reference cell and having a gate to which a driving voltage essentially identical to the voltage which is applied to the gate of said selected cell to be read is applied for forcing a current identical to said additional current (Ioff) through said second branch of said input circuit including said reference cell;
said driving voltage of said first, second and third transistors, being provided by a supplementary row of cells which is decoded at every reading and which replicates, during transients, the electrical behaviour of the row of the array which contains said selected cell to be read;
the reading conditions of a memory cell programmed in an ON-condition and of a memory cell programmed in an OFFcondition being represented, respectively, by the disequalities between the currents which flow through said second branch containing said reference cell (Iref) and said first branch containing said cell to be read (Imat): Iref <Imat and Iref >Imat, respectively, and which are detected by means of said differential amplifier, being satisfied both by the univocal condition: Ion >Ioff, which is intrinsically true.
3. A sense circuit for reading EPROM and/or ROM type memory cells, programmable in an ON-condition or in an OFF-condition, organized in an array of columns and rows of cells, selectively addressable through row lines and bit lines, employing a differential amplifier for discriminating the conductivity of selected array cell from the conductivity of a reference cell in an ON-condition, functionally connected in series to a first branch and to a second branch, respectively, of an input circuit of said differential amplifier, between a supply rail and ground, and offsetting means capable of causing a discriminating unbalancing between the values of the currents flowing through said two branches of the input circuit of the differential amplifier, between the supply rail and ground,
characterized by the fact that said offsetting means is an offsetting current generating circuit formed by
at least a .Iadd.first .Iaddend.transistor (n1) having electrical characteristics equivalent to the electrical characteristics of anyone cell of said memory cells programmed in an ON-condition, and having a gate to which a driving voltage essentially identical to the voltage applied to a gate of a selected array cell to be read is applied for generating a first current (Ion) substantially identical to the current flowing through a selected array cell which is programmed in an ON-condition;
a first current mirror capable of mirroring said first generated current (Ion) in an output branch of said first mirror;
a second current mirror, connected to said output branch of said first current mirror and capable of splitting said first current (Ion) into two identical semicurrents, one of which (Ioffset) is forced through said first branch of said input circuit of said differential amplifier comprising said selected array cell to be read thus causing said discriminating current unbalance;
a second transistor (n6'), having electric characteristics equivalent to the characteristics of anyone cell of said memory cells programmed in an OFF-condition, connected into said second branch of said input circuit which contains said reference cell and having a gate to which a driving voltage of a fractionary value in respect to the voltage of said supply rail, is applied for forcing a current (.[.Ioff .]. .Iadd.I'offset .Iaddend.) of fractionary value in respect to the current which flows through a selected array memory cell programmed in an OFF-condition.[., condition,.]. through said second branch of said input circuit which contains said reference cell;
said driving voltage of said first transistor being essentially identical to the voltage applied to the gate of the selected array cell to be read and being provided by a supplementary row of cells, which is decoded at every reading and which replicates during transients, the electrical behaviour of the row of the array which contains said selected cell to be read. .Iadd.
4. A read circuit for determining the state of a matrix nonvolatile memory cell, which, in response to a read signal, generates a read current equal to an on current if programmed in an on state and equal to an off current that is less than said on current if programmed in an off state comprising:
a matrix line coupled to said memory cell and operable to conduct a unidirectional matrix current that equals the sum of said read current and an offset current;
a reference line operable to conduct a reference current that is greater than said offset current;
a reference circuit coupled to said reference line and operable to generate said reference current in response to said read signal;
an offset circuit coupled to said matrix line and operable to generate said offset current in response to said read signal; and
a differential amplifier coupled between said matrix and reference lines and operable to compare said matrix current with said reference current. .Iaddend..Iadd.5. The read circuit of claim 4 wherein said reference
current is substantially equal to said on current. .Iaddend..Iadd.6. The read circuit of claim 4 wherein said reference current substantially equals the sum of said on and off currents. .Iaddend..Iadd.7. The read circuit of claim 4 wherein said reference current substantially equals the sum of said on current and a fraction of said off current. .Iaddend..Iadd.8. The read circuit of claim 4 wherein said offset current equals a fraction of said on current. .Iaddend..Iadd.9. The read circuit of claim 4 wherein said offset current substantially equals one half of said on current. .Iaddend..Iadd.10. The read circuit of claim 4 wherein said offset current equals a fraction of the sum of said on and off
currents. .Iaddend..Iadd.11. The read circuit of claim 4 wherein said offset current substantially equals one half of the sum of said on and off currents. .Iaddend..Iadd.12. The read circuit of claim 4 wherein said offset circuit comprises a dummy row of nonvolatile memory cells that are operatively coupled to receive said read signal. .Iaddend..Iadd.13. A method for reading a nonvolatile memory cell, comprising:
generating in response to a read signal a matrix current that equals the combination of a read current and an offset current;
generating in response to said read signal a reference current, which, during a transient period following activation of said nonvolatile memory cell, is less than or equal to said matrix current when said cell is in an on state, and which is greater than or equal to said matrix current when said cell is in an off state; and
comparing said matrix current to said reference current. .Iaddend..Iadd.14. The method of claim 13 wherein said reference current is substantially
equal to the on current of said memory cell. .Iaddend..Iadd.15. The method of claim 13 wherein said reference current is substantially equal to the sum of the on and off currents of said memory cell. .Iaddend..Iadd.16. The method of claim 13 wherein said reference current is substantially equal to the sum of the on current and a fraction of the off current of said memory cell. .Iaddend..Iadd.17. The method of claim 13 wherein said offset current is equal to a fraction of the on current of said memory cell. .Iaddend..Iadd.18. The method of claim 13 wherein said offset current is substantially equal to one half of the on current of said memory cell. .Iaddend..Iadd.19. The method of claim 13 wherein said offset current is equal to a fraction of the sum of the on and off currents of said memory cell. .Iaddend..Iadd.20. The method of claim 13 wherein said offset current is substantially equal to one half of the sum of the on and off currents of said memory cell. .Iaddend..Iadd.21. The method of claim 13 wherein said generating a matrix current comprises coupling said read signal to a row of nonvolatile memory cells that are similar to said memory cell to generate said offset current.
.Iaddend..Iadd.22. A circuit for reading a matrix nonvolatile memory cell having an input coupled to a word line, which is coupled to an address decoder, and having an output, comprising:
an offset drive line that is at substantially a same potential as said word line during a transient period of a read of said cell;
a reference drive line;
a matrix line coupled to said memory-cell output;
a reference line;
a differential amplifier having a first input coupled to said matrix line and a second input coupled to said reference line;
a reference-current generator having an input coupled to said reference drive line and an output coupled to said reference line; and
an offset-current generator having an input coupled to said offset drive
line and an output coupled to said matrix line. .Iaddend..Iadd.23. The circuit of claim 22 wherein said reference drive line is at substantially
said same potential during said read of said cell. .Iaddend..Iadd.24. The circuit of claim 22 wherein said reference-current generator comprises a first reference nonvolatile memory cell programmed in an on state and having an input and an output respectively coupled to said reference-current generator input and output. .Iaddend..Iadd.25. The circuit of claim 24 wherein said reference-current generator further comprises a second reference nonvolatile memory cell programmed in an off state and having an output coupled to said output of said reference-current generator. .Iaddend..Iadd.26. The circuit of claim 25 wherein said second reference nonvolatile memory cell comprises an input coupled to said input of said reference-current generator. .Iaddend..Iadd.27. The circuit of claim 25 wherein said second reference nonvolatile memory cell comprises an input coupled to said offset drive line. .Iaddend..Iadd.28. The circuit of claim 25 wherein said second reference nonvolatile memory cell comprises an input that is coupled to said offset-current generator. .Iaddend..Iadd.29. The circuit of claim 22 wherein said offset-current generator comprises a dummy row of nonvolatile memory cells each having an input coupled to said offset drive line. .Iaddend..Iadd.30. The circuit of claim 22 wherein said offset-current generator comprises:
an input current generator having an input coupled to said input of said offset-current generator and having an output;
a current mirror having an input coupled to said output of said input-current generator and having an output; and
a current divider having an input coupled to said output of said current mirror and an output coupled to said output of said offset-current generator. .Iaddend..Iadd.31. The circuit of claim 30 wherein said input current generator comprises a first nonvolatile memory cell programmed in an on state and having an input and an output respectively coupled to said
input and output of said input current generator. .Iaddend..Iadd.32. The circuit of claim 31 wherein said input current generator further comprises a second nonvolatile memory cell programmed in an off state and having an input and an output respectively coupled to said input and output of said input current generator. .Iaddend..Iadd.33. The circuit of claim 30 wherein said current divider comprises:
first and second diode-connected nonvolatile memory cells programmed in an on state and coupled in parallel to said input of said current divider; and
a third nonvolatile memory cell having an input and output respectively coupled to said input and output of said current divider. .Iaddend..Iadd.34. The circuit of claim 30 wherein said reference-current generator further comprises a reference nonvolatile memory cell programmed in an off state and having an input coupled to said output of said current mirror and having an output coupled to said reference line. .Iaddend.
Description
BACKGROUND OF THE INVENTION

The present invention relates to a circuit for reading the information stored in ROM and EPROM type memories according to a differential sensing mode and, in particular to an improved circuit for generating an offsetting current for discriminating between the currents which flow through a certain cell of the memory array which has been selectively addressed for reading and a virgin reference cell, according to a current offset sensing mode.

Among semiconductor nonvolatile memories, EPROM memories represent one of the most advanced field of integration in silicon. Starting from nowadays common 1 megabit devices, new devices with a capacity of up to 4 megabit have been presented lately and new ambitious goals are announced.

Together with an ever increasing packing density, the memory market requires improved performances in terms of access time, write time and power consumption. The reduction of the size of the devices poses serious problems to the achievement of these aims. In particular, the access time during a reading phase is penalized by a consequent reduction of the actual current through the memory cell and an increased influence of parasitic electric factors of the integrated structure of the cells. For these reasons, the circuits used for reading the information stored in the cells must possess an enhanced precision and reliability.

The article entitled "L'amplilicatore di Lettura nei Dispositivi di Memoria EPROM" by G. Compardo, M. Dallabora and D. Novosel, published on the journal "Alta Frequenza" Vol. LVII--No. 6--July-August 1988, contains a comprehensive review of the different sense circuits which are commonly used. The relevant content of this article is intended to be incorporated herein by express reference thereto.

Basically, the architecture of a differential type sense circuit are by far more precise and less sensitive to the effects of "process spread", temperature and supply voltage variations, by treating them essentially as common mode contributions. On the other hand, there are .[.two.]. .Iadd.three .Iaddend.differential sense systems: a load-offset type.Iadd., a current unbalance type, .Iaddend.and a current-offset type. A load-offset (or load-unbalance) type sense circuit .[.and the relative operating characteristics are.]. .Iadd.is .Iaddend.reproduced in .[.FIGS. 1 and 2, respectively.]. .Iadd.FIG. 1.Iaddend.. The reading system is based, as it is well known, upon the unbalancing of the load transistors, respectively of the "array cell" side and of the "reference cell" side (where the reference cell is commonly constituted by a virgin memory cell), by making larger than unity the dimensional ratio between the two load transistors.

The unbalancing of the loads permits the reading of a virgin cell by introducing an element of asymmetry between the two branches of the differential sense circuit. .Iadd.The minimum working voltage in this case is limited by the threshold of a virgin cell Vth, while the maximum operating voltage VCCmax is given by the equality of Vref and Vmat. .Iaddend.

The characteristics of a current-unbalance type circuit are shown in FIG. 2. In the diagram of FIG. 2, the respective characteristics of a virgin cell (Ion) and of a written cell (Ioff) and of the reference current (Iref) are all shown on a single diagram purposely. .Iadd.Here, the reference cell has the same threshold but different current characteristics than the matrix cells, and the loads are equal. .Iaddend.

In this type of sense circuit, the reference current Iref varies with the varying of the supply voltage VCC which is applied to the control gate of the reference cell. The minimum working voltage VCCmin is in this case limited by the threshold of a virgin cell Vth, while the maximum operating voltage VCCmax is given by the equality between Iref and Ioff.

Clearly the .Iadd.current-unbalance .Iaddend.system .Iadd.of FIG. 2 .Iaddend.has limitations, in static terms, toward the value of VCCmax and this constitutes a drawback. A .[.further.]. drawback .Iadd.of the load-unbalance system of FIG. 1 .Iaddend.may be identified by the necessity of forming transistors having different geometrical dimensions among each other and by the necessity of employing a relatively complex sense circuit.

A typical circuit diagram and relative characteristics of a sensing system operating in a current-offset mode, are shown in FIGS. 3 and 4, respectively. According to this known alternative approach, the operating range in terms of voltage VCC is widened by modifying the reference current Iref characteristic. In the relative circuit diagram, as it may be observed in FIG. 3, the load transistors have similar dimensions. The element of asymmetry which is necessary for discriminating the sensing of a virgin cell, is provided by means of a constant current Ioffset which is purposely added in parallel to the cell current .Iadd.Icell .Iaddend.of the array side.

In this way, the electrical characteristics of the cells are caused to be parallel to the characteristic of the reference current. The remarkable result is that the VCCmax value tends theorethically to infinity for all the cells which have undergone a threshold shift (δVth) larger than the value of said additional constant current (Ioffset) divided by the current gain of the cell: i.e. ##EQU1##

As described in the above mentioned article, in order to improve discrimination at the limit VCCmin, the contribution of the offset current is added singly on the reference side and doubled on the array side. This is schematically shown in FIG. 3 by the "two generators": Ioffset and Ioffset /2, which determine the respective offset currents through the two branches of the input circuit of the differential sense amplifier A. In this way, the three characteristics: .[.Ion, Iref and Ioff .]. .Iadd.Imaton, Iref, and Imatoff .Iaddend., of the operating diagram of FIG. 4, are always kept separated for:

VCC>Vth =VCCmin 

There is however another order of considerations on sense circuits concerning their dynamic characteristics. In other words, the static characteristics discussed above, define the correct margin of operation, that is of correct interpretation of the data stored in an array cell, in function of the supply voltage and therefore they offer a measure of the width of the operating range of the sense circuits toward VCC, in the hypotesis that all transients, such as the precharging of the column lines (BITLINES), the signal propagation along the relative row of the array and so forth have terminated.

Vicerversa, the dynamic characteristics have a relevance on the currents passing in the two branches of the input circuit of the differential sense amplifier during a typical reading phase, during which the actual supply voltage of the device is set, thus providing for an evaluation of the correct operation margin during a transient. These dynamic characteristics are indicative of how small will be the access time of the memory, because the response of the sense circuits will be correct only from the moment in which the current of the reference side is smaller than the current of the array side when reading a conducting cell (ON-programmed cell), and viceversa, when reading a nonconducting cell (OFFprogrammed cell).

Moreover, this latter consideration is fundamental for recognizing an intrinsic limit of a current-offset type sense circuit.

In fact, while for the case of a load-unbalance system, the current in the two branches (reference side and array side) of the sense circuit are intrinsically different for any value of the gate voltage of the cells (and therefore the circuit provides a correct sensing during a transient), in the case of a current-offset sense circuit, because the circuit is powered at VCC, there is not a transient phase for the value of the current set by the offsetting circuit and therefore, when an OFF-programmed cell must be read, the sense circuit initially provides an erroneous response because the reference side current, for a low value of the voltage applied to the gate of the array cell and of the reference cell, is lower than the current of the array side, which current represents the sum of the offsetting current, which is intrinsically constant, and of the current of the OFF-programmed cell, which is practically nil.

Only when the voltage on the gate of the reference cell whose value depends from the propagation of the signal through the array's row, becomes sufficient to generate a current through the cell greater than the offsetting current, a correct response is obtained from the circuit. This limitation at transients negatively affects the access time in comparison to the case where a load-unbalance sense circuit is used, which, on the other hand, has the disadvantage of providing a reduced operating voltage range, as seen before.

OBJECTIVE AND SUMMARY OF THE INVENTION

There is a need for a sense circuit which although possessing static operating characteristics comparable to the static operating characteristics of a current-offset type circuit or anyway having a wide operating range toward the maximum supply voltage (VCCmax) also possess improved dynamic characteristics as compared to a current-offset circuit of the known type.

This objective is reached by means of the current-offset sense circuit which forms the object of the present invention.

Basically, the device for generating an unbalance between a reference cell branch of the sense circuit and another branch of the circuit comprising the selectively addressed array cell to be read, which is employed is basically a current generator and therefore, as in the case of a currentoffset sense circuit of the prior art, the sizes of the load transistors of the array side and of the reference side of the differential sense circuit are advantageously identical, thus avoiding the above mentioned drawbacks typical of a load-unbalance sense circuit. The circuit is driven essentially by the same gate voltage which is present on the array cells and for this purpose it is necessary to introduce in the array of cells a supplementary row which is decoded at every reading, and which replicates during transients the behaviour of the array's row which is selected for reading.

BRIEF DESCRIPTION OF THE DRAWINGS

In the drawings attached to the present specification:

FIG. 1 is a basic circuit diagram of a load-unbalance type, sense circuit;

FIG. 2 is a diagram depicting the operation of .[.the.]. .Iadd.a current-unbalance type .Iaddend.sense circuit .[.of FIG. 1.].;

FIG. 3 is a basic circuit diagram of a current-offset type, sense circuit;

FIG. 4 is a diagram depicting the operation of the sense circuit of FIG. 3;

FIG. 5 is a circuit diagram of an offsetting current generating circuit made in accordance with a first embodiment of the present invention;

FIG. 6 depicts the dynamic characteristics of operation of the circuit of FIG. 5;

FIG. 7 depicts the static characteristics of operation of the circuit of FIG. 5;

FIG. 8 is a circuit diagram of the offsetting current generating circuit of the invention according to a different embodiment;

FIG. 9 depicts the dynamic characteristics of operation of the circuit of FIG. 8; and

FIG. 10 depicts the static characteristics of operation of the circuit of FIG. 8.

DESCRIPTION OF THE PREFERRED EMBODIMENT

For simplicity's sake, in the circuit diagram of FIGS. 5 and 8, only the offsetting current generating circuit of the offset-current-type sense circuit as shown in FIG. 3 is depicted; the circuit nodes M and N of the circuit of FIG. 3 being indicated in the so-partialized circuit diagrams of FIGS. 5 and 8.

Moreover the label DUMMY ROW used in FIGS. 5 and 8, indicates a drive voltage line derived from a supplementary row of cells of the array of cells which is decoded at every reading and which therefore replicates perfectly the behaviour of .[.anyone.]. .Iadd.current unbalance .Iaddend.row of memory cells of the array which is selected for reading, during a transient.

Normally, the reference column line, REFERENCE BITLINE, serves a certain number of column lines, MATRIX BITLINE, of the array and to these is adjacently formed on the silicon chip so as to make as similar as possible the voltages present on the gate of the reference cell and on the gate of a selected cell of the array also during transients, the latter having a nonnegligeable duration because of the RC value of a row of the array. This topographic closeness between these lines further enhances a maximum geometrical identity of the relative reference cells and array cells.

With reference to the circuit shown in FIG. 5, n1, n3, n4 and n5 are cells (transistors) electrically equivalent to anyone memory cell of the memory array programmed in an ON-condition. According to this first preferred embodiment, the circuit is provided also with two compensation transistors n2 and n6, which are functionally unnecessary, but serve advantageously as compensating elements when the array cells, programmed in an-OFF condition (written cells) are not in a perfectly cut-off condition, but which in practice begin to conduct a certain current, in the order microampers, beyond a certain level of the driving voltage applied thereto. This condition is "replicated", by analogy, also by said transistors (cells) n2 and n6, which are electrically equivalent to any other memory cell of the array programmed in an OFF-condition, thus obtaining as a result a perfect compensation of the current which may be conducted by written memory cells and which would disturb the process of unbalancing the currents which is performed by the circuit of the invention, thus introducing a certain limitation toward the maximum value of the driving voltage (VCCmax) by "bending" the current characteristic of the reference branch of the circuit toward the current characteristic of a written (OFF) cell until crossing it. As shown, n1, n2 and n6 are driven by said supplementary array row, DUMMY ROW, and are topologically near, on the silicon chip, to the reference column line: REFERENCE BITLINE and to the respective array column lines: MATRIX BITLINE. This means that during a transient the voltages on the gates of the reference cell and of the array cell (not shown in FIG. 5), as well as on the gates of the transistors n1, n2 and n6, are very similar and may be considered equal to each other.

By supposing initially to neglect the contribution given by the optional compensation transistors n2 and n6 and by observing that, by assuming that all the cells (array, reference and n1) are in a saturation condition, the current of the cell n1 is equal in any instant to the current flowing through any selected ON-programmed cell of the array, because these currents depend exclusively on the respective gate voltages, which are equal in both cells also during a transient. The current Ion generated by the cell n1, which is identical to the current flowing through the selected cell of the array which must be read, is mirrored by the current mirror formed by the transistors p1 and p2 into the right hand branch of the mirror and it is divided into two identical semi-currents by means of the n-channel current mirror formed by the transistors n3, n4 and n5, all having the same size, and it is further delivered to the column line of the array side (MATRIX BITLINE). By defining the so-obtained current: Ioffset ; and having neglected for the moment the contribution of the cell n2, the following relation holds:

Ion =2*Ioffset.

The effect of unbalancing the currents of the two input branches (MATRIX BITLINE and REFERENCE BITLINE, respectively) of the differential sense circuit so obtained, is from both a static and a dynamic point of view, substantially similar to the effect obtained in a .[.load-unbalance.]. .Iadd.current-unbalance .Iaddend.type, sense circuit, .[.where the size of the load of the reference side is twice the size of the load of the array side,.]. thus producing an operating characteristic similar to the one depicted in FIG. 2. The unbalancing circuit is, on the other hand, exempt of the drawbacks of a .[.load-unbalance.]. .Iadd.conventional current-unbalance .Iaddend.circuit. Any limitation toward the maximum value of the driving voltage (VCCmax) is effectively eliminated by means of the optional compensation transistors n2 and n6, which are, as already said, equivalent to a programmed array cell, i.e. have a high threshold, as a cell in an OFF-condition, and they are driven by the supplementary row DUMMY ROW, of the array as the cell n1. The drain of the transistor n6 is connected to the reference column line: REFERENCE BITLINE, while the eventual current contribution of the transistor (cell) n2, which is substantially connected in common with the first transistor n1, and which will essentially be identical to the current eventually carried by a written memory cell (OFF-programmed cell) of the array, will be summed with the current generated by n1, thus producing a sum current (Ion +Ioff) of the currents generated by n1 and n2, respectively.

The result is easily analyzed as follows: ##EQU2##

The dynamic characteristics of operation of the current generating circuit of FIG. 5 are shown in the diagram of FIG. 6 and the static characteristics of operation of the circuit shown in the diagram of FIG. 7 make evident the advantages which are achieved by the circuit of the invention, in comparison either with a .[.load-unbalance-type.]. .Iadd.current-unbalance type .Iaddend.architecture of the sense circuit, represented by the wide range of the operating voltage, substantially unlimited toward the VCCmax, or the current-offset-type circuits of prior art architecture, represented by the freedom from error in the transient response, which entails a smaller access time of the memory array.

In accordance with an alternative embodiment of the invention, the current generating circuit for the sense circuit of the invention may also be realized in the form shown in the diagram of FIG. 8. The diagram is similar to that of FIG. 5, and therein the current contribution given by the cell n2 at the moment of generating the unbalancing current lacks completely. As already seen before, the effect which is obtained in terms of offsetting the currents in the two branches: MATRIX BITLINE and REFERENCE BITLINE, may be considered similar to the effect occurring in a .[.load.]..Iadd.current.Iaddend.-unbalancetype sense circuit. Although, if the effect of the cell n6', connected as shown in the figure to the REFERENCE BITLINE, is considered too, and assuming the transistors n3, n4 and n5 also electrically equivalent to array cells, programmed in an ON-condition, it is evident that upon an increase of the VCC, the gate voltage of the transistor n6' will assume a value sufficiently high to drive a current on the reference column line, REFERENCE BITLINE, having an intensity, which though lower than that of an eventual current carried by an array cell, programmed in an OFF-condition (written cell) during reading, is sufficient to shift toward a higher voltage the point wherein the reference current Iref characteristic crosses the current Ioff of an array cell, programmed in an OFFcondition (written cell), thus increasing the VCCmax limit of operation of the circuit.

In the diagram of FIG. 9 the dynamic characteristics of the circuit of FIG. 8 are depicted, which clearly appear even further improved in comparison with the dynamic characteristics of the circuit of FIG. 5, as will be remarked later.

In the diagram of FIG. 10, the static operation characteristics of a reading circuit employing the current generating circuit of FIG. 8 are depicted. The mentioned increased limit of the operation range toward VCCmax may be recognized by the fact that the reference current Iref curve no longer crosses the .[.Ioff .]. .Iadd.Imatoff .Iaddend.current curve of an OFF-programmed cell, notwithstanding that the voltage VCC become larger than 10 V.

The current generating circuit according to the FIG. 8 embodiment, does not provide a static operation performance comparable to that of the circuit made in accordance with the FIG. 5 embodiment which, as shown before, has no limitation toward VCC by virtue of the contribution of transistors n2 and n6. The circuit of FIG. 8 is nevertheless simpler to implement because the required supplementary row, DUMMY ROW, drives a single transistor instead of three transistors and therefore has a reduced capacitive load, positively reflecting upon the dynamic response of the current generating circuit. In fact, by comparing the dynamic characteristics of FIG. 6 and 9, it may be observed that, for the circuit of FIG. 8, the characteristic curves of the reference current Iref and of the current Ion of an ON-programmed cell, diverge more rapidly during a transient than those of the circuit of FIG. 5.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4604732 *May 29, 1984Aug 5, 1986Thomson Components-Mostek CorporationPower supply dependent voltage reference circuit
US4649301 *Jan 7, 1985Mar 10, 1987Thomson Components-Mostek Corp.Multiple-input sense amplifier with two CMOS differential stages driving a high-gain stage
US4661926 *Nov 20, 1984Apr 28, 1987Thomson Components-Mostek Corp.Bit line gain circuit for read only memory
US4670675 *Feb 7, 1986Jun 2, 1987Advanced Micro Devices, Inc.High gain sense amplifier for small current differential
US4713797 *Nov 25, 1985Dec 15, 1987Motorola Inc.Current mirror sense amplifier for a non-volatile memory
US4727519 *Nov 25, 1985Feb 23, 1988Motorola, Inc.Memory device including a clock generator with process tracking
US4949307 *Jan 18, 1989Aug 14, 1990Sgs-Thomson Microelectronics SrlCircuit for sensing the state of matrix cells in MOS EPROM memories including an offset current generator
US4974207 *Feb 28, 1989Nov 27, 1990Nec CorporationSemiconductor memory device
US5025417 *Dec 4, 1989Jun 18, 1991Kabushiki Kaisha ToshibaSemiconductor memory device capable of preventing data of non-selected memory cell from being degraded
US5091888 *Jul 12, 1990Feb 25, 1992Fujitsu LimitedSemiconductor memory device
US5117394 *May 6, 1991May 26, 1992National Semiconductor CorporationHigh speed differential sense amplifier for use with single transistor memory cells
US5148063 *Feb 20, 1991Sep 15, 1992Sharp Kabushiki KaishaSense amplifier circuit using dummy memory cells
US5267202 *Jul 5, 1991Nov 30, 1993Sgs-Thomson Microelectronics S.R.L.Reading device for EPROM memory cells with the operational field independent of the threshold jump of the written cells with respect to the virgin cells
US5270590 *Dec 12, 1991Dec 14, 1993Sgs-Thomson Microelectronics, S.R.L.Sense circuit for storage devices such a non-volatile memories, with enhanced sensing discrimination
US5276644 *Nov 13, 1991Jan 4, 1994Sgs-Thomson Microelectronics, S.R.L.Sense circuit for storage devices such as non-volatile memories, with compensated offset current
EP0031643A1 *Nov 13, 1980Jul 8, 1981Fujitsu LimitedSemiconductor memory device
EP0270750A2 *Sep 10, 1987Jun 15, 1988SGS-THOMSON MICROELECTRONICS S.r.l.Sense circuit for the state of matrix cells in MOS EPROM memories
IT326004A * Title not available
JP1337433A * Title not available
JP1347935A * Title not available
Non-Patent Citations
Reference
1Compardo et al., "L'amplificatore di lettura nei Dispositivi di Memoria EPROM," Journal Alta Frequenza, vol. LVII, No. 6, Jul.-Aug. 1988.
2 *Compardo et al., L amplificatore di lettura nei Dispositivi di Memoria EPROM, Journal Alta Frequenza, vol. LVII, No. 6, Jul. Aug. 1988.
3Gastaldi, Roberto, et al., "A 1-Mbit CMOS EPROM with Enhanced Verification", IEEE Journal of Solid-State Circuits, vol. 23, No. 5, 1988, pp. 1150-1156.
4 *Gastaldi, Roberto, et al., A 1 Mbit CMOS EPROM with Enhanced Verification , IEEE Journal of Solid State Circuits, vol. 23, No. 5, 1988, pp. 1150 1156.
5Nakai, Hiroto, et al., "A 36ns 1Mbit CMOS EPROM with new data sensing technique", 1990 Symposium on VLSI Circuits Digest of Technical Papers, pp. 95-96.
6 *Nakai, Hiroto, et al., A 36ns 1Mbit CMOS EPROM with new data sensing technique , 1990 Symposium on VLSI Circuits Digest of Technical Papers, pp. 95 96.
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6233186 *Dec 9, 1999May 15, 2001Nec CorporationMemory device having reduced precharge time
US6324112 *Nov 17, 2000Nov 27, 2001Stmicroelectronics S.A.Reading device and method for integrated circuit memory
US6392943Oct 9, 2001May 21, 2002Stmicroelectronics S.A.Reading device and method for integrated circuit memory
US7184296 *Mar 3, 2005Feb 27, 2007Fujitsu LimitedMemory device
US7193898Jun 20, 2005Mar 20, 2007Sandisk CorporationCompensation currents in non-volatile memory read operations
US7379343Feb 15, 2007May 27, 2008Sandisk CorporationTime-dependent compensation currents in non-volatile memory read operations
US7400535Jul 20, 2006Jul 15, 2008Sandisk CorporationSystem that compensates for coupling during programming
US7443729Jul 20, 2006Oct 28, 2008Sandisk CorporationSystem that compensates for coupling based on sensing a neighbor using coupling
US7480179May 21, 2008Jan 20, 2009Sandisk CorporationSystem that compensates for coupling during programming
US7495953Jul 20, 2006Feb 24, 2009Sandisk CorporationSystem for configuring compensation
US7506113Jul 20, 2006Mar 17, 2009Sandisk CorporationMethod for configuring compensation
US7522454Jul 20, 2006Apr 21, 2009Sandisk CorporationCompensating for coupling based on sensing a neighbor using coupling
US7535769Apr 24, 2008May 19, 2009Sandisk CorporationTime-dependent compensation currents in non-volatile memory read operations
US7573748 *Jan 12, 2007Aug 11, 2009Atmel CorporationColumn leakage compensation in a sensing circuit
US7602647Sep 8, 2008Oct 13, 2009Sandisk CorporationSystem that compensates for coupling based on sensing a neighbor using coupling
US7616480Sep 8, 2008Nov 10, 2009Sandisk CorpSystem that compensates for coupling based on sensing a neighbor using coupling
US7630248May 21, 2008Dec 8, 2009Sandisk CorporationSystem that compensates for coupling during programming
US7656713Feb 15, 2007Feb 2, 2010Sandisk CorporationNon-volatile memory read operations using compensation currents
US7885119Jul 20, 2006Feb 8, 2011Sandisk CorporationCompensating for coupling during programming
US7969778Sep 8, 2008Jun 28, 2011Sandisk CorporationSystem that compensates for coupling based on sensing a neighbor using coupling
US8284606Nov 17, 2009Oct 9, 2012Sandisk Technologies Inc.Compensating for coupling during programming
US8411507Aug 30, 2012Apr 2, 2013Sandisk Technologies Inc.Compensating for coupling during programming
US8565038 *Apr 23, 2010Oct 22, 2013Silicon Storage Technology, Inc.Power line compensation for flash memory sense amplifiers
US8773934Sep 27, 2006Jul 8, 2014Silicon Storage Technology, Inc.Power line compensation for flash memory sense amplifiers
US20100202200 *Apr 23, 2010Aug 12, 2010Silicon Storage Technology, Inc.Power Line Compensation for Flash Memory Sense Amplifiers
Classifications
U.S. Classification365/185.21, 365/189.09, 365/208
International ClassificationG11C11/419, G11C17/00, G11C16/06, G11C17/18, G11C16/28
Cooperative ClassificationG11C16/28
European ClassificationG11C16/28
Legal Events
DateCodeEventDescription
Nov 3, 2004FPAYFee payment
Year of fee payment: 12
Sep 28, 2000FPAYFee payment
Year of fee payment: 8