Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUSRE36613 E
Publication typeGrant
Application numberUS 08/610,127
Publication dateMar 14, 2000
Filing dateFeb 29, 1996
Priority dateApr 6, 1993
Fee statusPaid
Also published asUS5291061
Publication number08610127, 610127, US RE36613 E, US RE36613E, US-E-RE36613, USRE36613 E, USRE36613E
InventorsMichael B. Ball
Original AssigneeMicron Technology, Inc.
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Multi-chip stacked devices
US RE36613 E
Abstract
A multiple stacked die device is disclosed that contains up to four dies and does not exceed the height of current single die packages. Close-tolerance stacking is made possible by a low-loop-profile wire-bonding operation and thin-adhesive layer between the stacked dies.
Images(2)
Previous page
Next page
Claims(7)
What is claimed is:
1. A multiple-die low-profile semiconductor device comprising:
a. a lead-frame paddle supported by a lead frame;
b. a controlled, first, thin-adhesive layer of about 0.001 inches affixing a first die above the paddle;
c. a plurality of thin wires having a first low-loop wire bond to a plurality of first .[.diebonding.]. .Iadd.die-bonding .Iaddend.pads, said wire bond having a wire height above the bonding pad of about 0.006 inches, and a second wire bond to a plurality of adjacent lead-frame lead fingers;
d. a second thin-adhesive layer of about 0.008 inches affixing a second die above the first die;
e. a second plurality of thin wires having low-loop wire bonds to a plurality of second die-bonding pads and second wire bonds to the plurality of lead fingers;
f. two additional dies affixed above the second die by additional subsequent layers of adhesive of about 0.008 inches and having additional thin wires bonded to additional bonding pads and lead fingers; and
g. an .[.encapsulated.]. .Iadd.encapsulation .Iaddend.layer surrounding all dies, adhesive layers, and thin wires wherein a total encapsulated package height is about 0.110 inches.
2. A multiple-die low-profile semiconductor device comprising:
a. a lead-frame paddle supported by a lead frame;
b. a controlled, first, thin-adhesive layer of about 0.001 to 0.005 inches affixing a first die above the paddle;
c. a plurality of thin wires having a first low-loop wire bond to a plurality of first die-bonding pads, said low-loop wire .[.ball.]. bond having a wire height above the .Iadd.first die.Iaddend.-bonding pads of about 0.006 inches and a second wire bond to a plurality of adjacent lead-frame lead fingers;
d. a second thin-adhesive layer of about 0.008 to 0.010 inches affixing a second die above the first die;
e. a second plurality of thin wires having low-loop wire bonds to a plurality of second die-bonding pads and second wire bonds to the plurality of lead fingers;
f. an .[.encapsulated.]. .Iadd.encapsulation .Iaddend.layer surrounding all die adhesive layers and thin wires wherein a total encapsulation-layer height is about 0.070 inches. .Iadd.
3. A multiple-die low-profile semiconductor device comprising:
a. a lead-frame paddle supported by a lead frame;
b. a controlled, first, thin-adhesive layer affixing a first die above the paddle;
c. a plurality of thin wires having a first low-loop wire bond to a plurality of first die-bonding pads and a second wire bond to a plurality of adjacent lead-frame lead fingers;
d. a second thin-adhesive layer affixing a second die above the first die;
e. a second plurality of thin wires having low-loop wire bonds to a plurality of second die-bonding pads and second wire bonds to the plurality of lead fingers;
f. two additional dies affixed above the second die by additional subsequent layers of adhesive and having additional thin wires bonded to additional bonding pads and lead fingers; and
g. an encapsulation layer surrounding all dies, adhesive layers, and thin wires and having a height of about 0.110 inches. .Iaddend..Iadd.4. The semiconductor device as recited in claim 3 wherein the paddle is downset from the lead fingers and selected lead fingers are formed up thereby providing for additional space within the device and shorter thin wires, respectively. .Iaddend..Iadd.5. The semiconductor device as recited in claim 4 wherein the thin wire is gold, and the first low-loop bond is a ball bond and the second bond is a wedge bond. .Iaddend..Iadd.6. The semiconductor device as recited in claim 3 wherein a low-loop bond wire height above the bonding pad is about 0.006 inches and the second and subsequent thin-adhesive layers are about 0.008 inches. .Iaddend..Iadd.7. The semiconductor device as recited in claim 6 wherein the first
thin-adhesive layer is about 0.001 inches. .Iaddend..Iadd.8. A multiple-die, low-profile semiconductor device comprising:
a. a lead-frame paddle supported by a lead frame;
b. a controlled, first, thin-adhesive layer affixing a first die above the paddle;
c. a plurality of thin wires having a first low-loop wire bond to a plurality of first die-bonding pads, said low-loop wire bond having a wire height above the bonding pads of about 0.006 inches and a second wire bond to a plurality of adjacent lead-frame lead fingers;
d. a second thin-adhesive layer of about 0.008 to 0.010 inches affixing a second die above the first die;
e. a second plurality of thin wires having low-loop wire bonds to a plurality of second die-bonding pads and second wire bonds to the plurality of lead fingers; and
f. an encapsulation layer surrounding all die adhesive layers and thin wires. .Iaddend..Iadd.9. The semiconductor device as recited in claim 8 wherein the first thin-adhesive layer is about 0.001 to 0.005 inches. .Iaddend..Iadd.10. The semiconductor device as recited in claim 9 wherein a total encapsulation layer height is about 0.070 inches. .Iaddend..Iadd.11. A multiple-die, low-profile semiconductor device comprising:
a lead-frame paddle supported by a lead frame;
a first adhesive layer affixing a first die above the paddle;
a plurality of wires having first wire bonds to a respective plurality of first die-bonding pads and second wire bonds to a respective plurality of adjacent lead-frame lead fingers;
a second adhesive layer affixing a second die above the first die;
a second plurality of wires having first wire bonds to a respective plurality of second die-bonding pads and second wire bonds to a respective plurality of lead fingers;
two additional dies affixed above the second die by additional subsequent layers of adhesive and having additional wires bonded to additional respective bonding pads and lead fingers; and
an encapsulation layer surrounding all dies, adhesive layers, and wires and having a height of about 0.110 inches. .Iaddend..Iadd.12. The semiconductor device as recited in claim 11, wherein the paddle is downset from the lead fingers and selected lead fingers are formed up thereby providing for additional space within the device and shorter wires, respectively. .Iaddend..Iadd.13. The semiconductor device as recited in claim 12, wherein the wire is gold, and the first bond is a ball bond and
the second bond is a wedge bonds. .Iaddend..Iadd.14. The semiconductor device as recited in claim 11, wherein a bond wire height above the first and second die-bonding pads for all but the uppermost die is about 0.006 inches and the second and subsequent adhesive layers are about 0.008 inches. .Iaddend..Iadd.15. The semiconductor device as recited in claim 14 wherein the first thin-adhesive layer is about 0.001 inches. .Iaddend..Iadd.16. A multiple-die, low-profile semiconductor device comprising:
a lead-frame paddle supported by a lead frame;
a first adhesive layer affixing a first die above the paddle;
a plurality of respective wires having first low-loop wire bonds to a plurality of first die-bonding pads, said low-loop wire bonds having a wire height above the bonding pads of about 0.006 inches, and second wire bonds to a plurality of adjacent lead-frame lead fingers;
a second adhesive layer of about 0.008 to 0.010 inches affixing a second die above the first die;
a second plurality of respective wires having first wire bonds to a plurality of second die-bonding pads and second wire bonds to a respective plurality of lead fingers; and
an encapsulation layer surrounding all die adhesive layers and wires. .Iaddend..Iadd.17. The semiconductor device as recited in claim 16 wherein the first adhesive layer is about 0.001 to 0.005 inches. .Iaddend..Iadd.18. The semiconductor device as recited in claim 17 wherein a total encapsulation layer height is about 0.070 inches. .Iaddend..Iadd.19. A multiple-die, low-profile semiconductor device comprising:
a lead-frame paddle supported by a lead frame;
a first die affixed above the paddle;
an adhesive layer having a thickness and affixing a second die above the first die; and
a plurality of wires having first wire bonds to a respective plurality of first die-bonding pads and second wire bonds to a respective plurality of lead-frame lead fingers, the first wire bonds having loop heights above the first die of less than the thickness of the adhesive layer. .Iaddend..Iadd.20. The semiconductor device of claim 19, further including a second plurality of wires having first wire bonds to a respective plurality of second die-bonding pads and second wire bonds to a respective
plurality of lead fingers. .Iaddend..Iadd.21. The semiconductor device of claim 20, further including two additional dies affixed above the second die by additional subsequent layers of adhesive and having additional wires bonded to additional respective bonding pads and lead fingers, the wires bonded to at least those affixed die below the uppermost die having loop heights above the die to which those wires are bonded of less than the thickness of the adhesive layer affixing the die above. .Iaddend..Iadd.22. The semiconductor device of claim 19, further including an encapsulation layer surrounding all dies, adhesive layers, and wires. .Iaddend..Iadd.23. A multiple-die, low-profile semiconductor device comprising:
a lead-frame paddle supported by a lead frame;
a first die having bonding pads at the periphery thereof and affixed above the paddle;
an adhesive layer having a thickness and affixing a second die above the first die, said adhesive layer leaving the first die peripheral bonding pads uncovered; and
a plurality of wires having first wire bonds to a respective plurality of first die-bonding pads and second wire bonds to a respective plurality of lead-frame lead fingers, the first wire bonds having loop heights above said first die of less than the thickness of said adhesive layer. .Iaddend..Iadd.24. The semiconductor device of claim 23, further including a second plurality of wires having first wire bonds to a respective plurality of second die-bonding pads and second wire bonds to a respective plurality of lead fingers. .Iaddend..Iadd.25. The semiconductor device of claim 24, further including two additional dies affixed above the second die by additional subsequent layers of adhesive and having additional wires bonded to additional respective bonding pads and lead fingers, at least the dies below the uppermost having peripheral bond pads, the adhesive layers leaving the peripheral bond pads uncovered, and the wires bonded to at least those affixed dies except the uppermost die having loop heights above the die to which the wires are bonded of less than the thickness of the adhesive layer affixing the die above.
.Iaddend..Iadd. The semiconductor device of claim 23, further including an encapsulation layer surrounding all dies, adhesive layers, and wires. .Iaddend.
Description
FIELD OF THE INVENTION

This invention relates to a multiple die module that has a thickness the same or less than a standard package but has two or more stacked die, thereby increasing device density.

BACKGROUND OF THE INVENTION

Semiconductor devices are typically constructed en masse on a silicon or gallium arsenide wafer through a process which comprises a number of deposition, masking, diffusion, etching, and implanting steps. When the devices are sawed into individual rectangular units, each takes the from of an integrated circuit (IC) die. In order to interface a die with other circuitry, it is (using contemporary conventional packaging technology) mounted on a lead frame paddle of a lead-frame strip which consists of a series of interconnected lead frames, typically ten in a row. The die-mounting paddle of a standard lead frame is larger than the die itself, and it is surrounded by multiple lead fingers of individual leads. The bonding pads of the die are then connected one by one in a wire-bonding operation to the lead frame's lead finger pads with extremely fine gold or aluminum wire. Following the application of a protective layer to the face of the die, it, and a portion of the lead frame to which it is attached, is encapsulated in a plastic material, as are all other die/lead-frame assemblies on the lead-frame strip. A trim-and-form operation then separates the resultant interconnected packages and bends the leads of each package into the proper configuration.

In the interest of higher performance equipment and lower cost, increased miniaturization of components and greater packaging density have long been the goals of the computer industry. IC package density is primarily limited by the area available for die mounting and the height of the package. Typical computer-chip heights in the art are about 0.110 inches. A method of increasing density is to stack die or chips vertically.

U.S. Pat. No. 5,01,323, issued Apr. 30, 1991, having a common assignee with the present application, discloses a pair of rectangular integrated-circuit dice mounted on opposite sides of the lead frame. An upper, smaller die is back-bonded to the upper surface of the lead fingers of the lead frame via a first adhesively coated, insulated film layer. The lower, slightly larger die is face-bonded to the lower surface of the lead extensions with the lower lead-frame die-bonding region via a second, adhesively coated, film layer. The wire-bonding pads on both upper die and lower die are interconnected with the ends of their associated lead extensions with gold or aluminum wires. The lower die needs to be slightly larger in order that the die pads are accessible from above so that gold wire connections can be made to the lead extensions (fingers).

U.S. Pat. No. 4,996,587 (referred to hereafter as '587) shows a semiconductor chip package which uses a chip carrier to support the chips within a cavity. The chip carrier a shown in the fingers has as a slot that permits connection by wires to bonding pads which, in turn, connect to the card connector by conductors. An encapsulation material is placed only on the top surface of the chip in order to provide heat dissipation from the bottoms when carriers are stacked.

A Japanese Patent No. 56-62351(A) issued to Sano in 1981 discloses three methods of mounting two chips on a lead frame and attaching the pair of semiconductor chips (pellets) to a common lead frame consisting of:

method 1 two chips ted on two paddles;

method 2 one chip mounted over a paddle and one below not attached to the paddle; and

method 3 one chip attached above and one chip attached below a common paddle.

The chips are apparently wired in parallel as stated in the "PURPOSE" of Sano.

The chip of patent '587 are also apparently wired in parallel by contacts on the "S" chips which contact the connection means.

It is the purpose of this invention to provide multiple stacked dies assembled in a special vertical configuration such that as many as four encapsulated dies will have a height no greater than existing 0.110-inch high dies and also have a separate lead and lead finger for each die pad connection.

SUMMARY OF THE INVENTION

The invention generally stated is a multiple-die low-profile semiconductor device comprising:

a lead-frame paddle supported by a lead frame;

a controlled, first, thin-adhesive layer affixing a first die above the paddle;

a plurality of thin wires having a first low-loop wire bond to a plurality of first die-bonding pads and a second wire bond to a plurality of adjacent lead-frame frame lead fingers;

a second thin-adhesive layer affixing a second die above the first die;

a second plurality of thin wires having low-loop wire bonds to a plurality of second die-bonding pads and second wire bonds to the plurality of lead fingers;

additional dies affixed above the second die, by additional subsequent layers of adhesive and having additional thin wires bonded to addition bonding pads and lead fingers; and

an encapsulated layer surrounding all dies, adhesive layers and thin wires.

Other object, advantages, and capabilities of the present invention will become more apparent as the description proceeds.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention may be better understood and further advantages and uses thereof may become more readily apparent when considered in view of the following detailed description of exemplary embodiments, taken with the accompanied drawings, in which

FIG. 1 is a partial plan view of the stacked die, lead fingers, and bonded wires of the present invention; and

FIG. 2 is a side elevation taken through 2--2 of FIG. 1 showing a four die stacking.

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT

Referring to FIG. 1, the stacked die device 10 is shown prior to encapsulation disclosing the top die 12 mounted the paddle 14 and other dies 16, 18, and 20 (FIG. 2) which are adhesively connected to each other by a controlled-thickness thermoplastic-adhesive layer at 22. Thermoplastic indicating the adhesive sets at an elevated temperature. The group of four dies are attached to the paddle 14 by a controlled thin-adhesive layer 24.

Each of the die bonding pads 26 in double rows are electrically connected to multiple lead fingers 28A, 28B, 28C . . . 28N by thin (0.001 inch) gold or aluminum wires 30A, 30B, 30C . . . 30N; gold being the preferred metal. For clarity, only part of the 18 bonding pads, wires, and fingers are shown. The critical bonding method used at the die end pad 26 is ultrasonic ball bond as named by the shape of the bond as at 32. This first-installed bond and formed gold wire are low-loop wire bonds as seen at critical dimension 34, as will be described later.

The other end of gold wires 30 are attached to the lead fingers by a wedge bond 36, which is also an ultrasonic indicating the use of ultrasonic energy to heat the wire 30 as it is compressed against the lead finger 28. The wedge bond is not used on the die because the bonding machine contacts the bonding surface and could damage this critical surface. The lead fingers may be formed upward as at 38 to permit the use of shorter wires 30.

Paddle 14 which supports the stack is attached to the lead frame typically at four corners as at 40 and also typically, in this application, would have a downset from the lead frame and lead fingers 28 as at dimension 42. The stack is finally encapsulated by a plastic or ceramic at 44.

A dimensional analysis is provided by referring to FIG. 2.

By careful control of layer thicknesses, it is possible to fabricate a four-stack die device having as overall height 46 of about 0.110 inches which is the same height as a current single die. Starting at the bottom, the encapsulation thickness 48 is between 0.010 and 0.012 inches. The paddle 74 thickness 50 can be between 0.005 and 0.010 inches and is a matter of choice. The controlled adhesive-layer thickness 52 can be from 0.001 to 0.005 inches. The individual dies 20, 18, 16, and 12 each have a thickness 54 of 0.012 inches nd the critical controlled, adhesive-layer thicknesses 56 between each die are between 0.008 and 0.010 inches. These thin layers have to be slightly greater than the low-loop wire dimension 34, which is about 0.006 inches. Finally, the top encapsulation 58 is between 0.010 and 0.012 inches so as to cover the top loop.

Thus it can be seen by carefully controlling and minimizing the adhesive layer thicknesses 56, the top and bottom encapsulation thicknesses 48 nd 58, and the paddle adhesive layer 52 that it is possible to have an overall height between 0.108 and 0.110 inches overall for the four-stack die.

If the looser tolerances were used for a two-stack die, the height at 60 would be between 0.058 and 0.073 inches and for a three-die stack it would be from 0.078 to 0.100 inches.

The fabrication of these two or four-stack die devices, necessarily, has to be from the bottom up, since it is not possible to form the die pad wire ball bond 32 on the lower dies 16, 18, and 30, if the four dies are already stacked. This is due to the overhead space required by the wire bond machine.

The die pads 26 of each die can be each connected to an individual lead finger 28 or the dies can be wired in parallel. The former configuration would, therefore, require (for a four die stack) something less than 418=72 leads, while parallel connections would require something on the order of 22 or more pins, depending on the type of devices and system requirements. The final packages can be in the form of a small outline J-leaded (SOJ) package, a dual in-line package (DIP), a single in-line package (SIP), a plastic leaded chip carrier (PLCC), and a zig-zag in-line package (ZIP).

While a preferred embodiment of the invention has been disclosed, various modes of carrying out the principles disclosed herein are contemplated as being within the scope of the following claims. Therefore, it is understood that the scope of the invention is not to be limited except as otherwise set forth in the claims.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US4567643 *Oct 24, 1983Feb 4, 1986Sintra-AlcatelMethod of replacing an electronic component connected to conducting tracks on a support substrate
US4984059 *Oct 7, 1983Jan 8, 1991Fujitsu LimitedSemiconductor device and a method for fabricating the same
US4996587 *Mar 23, 1990Feb 26, 1991International Business Machines CorporationIntegrated semiconductor chip package
US5012323 *Nov 20, 1989Apr 30, 1991Micron Technology, Inc.Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe
US5049976 *Jan 10, 1989Sep 17, 1991National Semiconductor CorporationStress reduction package and process
JP64128856A * Title not available
JPH0456262A * Title not available
JPH03169062A * Title not available
JPS5662351A * Title not available
JPS60182731A * Title not available
JPS62126661A * Title not available
JPS63128736A * Title not available
Referenced by
Citing PatentFiling datePublication dateApplicantTitle
US6229202 *Jan 10, 2000May 8, 2001Micron Technology, Inc.Semiconductor package having downset leadframe for reducing package bow
US6258624May 1, 2000Jul 10, 2001Micron Technology, Inc.Semiconductor package having downset leadframe for reducing package bow
US6340846Dec 6, 2000Jan 22, 2002Amkor Technology, Inc.Making semiconductor packages with stacked dies and reinforced wire bonds
US6384487Dec 6, 1999May 7, 2002Micron Technology, Inc.Bow resistant plastic semiconductor package and method of fabrication
US6395578May 19, 2000May 28, 2002Amkor Technology, Inc.Semiconductor package and method for fabricating the same
US6400007 *Apr 16, 2001Jun 4, 2002Kingpak Technology Inc.Stacked structure of semiconductor means and method for manufacturing the same
US6414396Jan 24, 2000Jul 2, 2002Amkor Technology, Inc.Package for stacked integrated circuits
US6437449Apr 6, 2001Aug 20, 2002Amkor Technology, Inc.Making semiconductor devices having stacked dies with biased back surfaces
US6440772Apr 25, 2001Aug 27, 2002Micron Technology, Inc.Bow resistant plastic semiconductor package and method of fabrication
US6441495 *Oct 5, 1998Aug 27, 2002Rohm Co., Ltd.Semiconductor device of stacked chips
US6452278Jun 30, 2000Sep 17, 2002Amkor Technology, Inc.Low profile package for plural semiconductor dies
US6472758Jul 20, 2000Oct 29, 2002Amkor Technology, Inc.Semiconductor package including stacked semiconductor dies and bond wires
US6525413Jul 12, 2000Feb 25, 2003Micron Technology, Inc.Die to die connection method and assemblies and packages including dice so connected
US6531784Jun 2, 2000Mar 11, 2003Amkor Technology, Inc.Semiconductor package with spacer strips
US6538303 *Feb 29, 2000Mar 25, 2003Sharp Kabushiki KaishaLead frame and semiconductor device using the same
US6552416Sep 8, 2000Apr 22, 2003Amkor Technology, Inc.Multiple die lead frame package with enhanced die-to-die interconnect routing using internal lead trace wiring
US6555917Oct 9, 2001Apr 29, 2003Amkor Technology, Inc.Semiconductor package having stacked semiconductor chips and method of making the same
US6569709Oct 15, 2001May 27, 2003Micron Technology, Inc.Assemblies including stacked semiconductor devices separated a distance defined by adhesive material interposed therebetween, packages including the assemblies, and methods
US6577013Sep 5, 2000Jun 10, 2003Amkor Technology, Inc.Chip size semiconductor packages with stacked dies
US6595404 *Jan 12, 2001Jul 22, 2003Hitachi, Ltd.Method of producing electronic part with bumps and method of producing electronic part
US6603072Apr 6, 2001Aug 5, 2003Amkor Technology, Inc.Making leadframe semiconductor packages with stacked dies and interconnecting interposer
US6624005Sep 6, 2000Sep 23, 2003Amkor Technology, Inc.Semiconductor memory cards and method of making same
US6642610Dec 20, 2000Nov 4, 2003Amkor Technology, Inc.Wire bonding method and semiconductor package manufactured using the same
US6650019Aug 20, 2002Nov 18, 2003Amkor Technology, Inc.Method of making a semiconductor package including stacked semiconductor dies
US6657290Jan 15, 2002Dec 2, 2003Sharp Kabushiki KaishaSemiconductor device having insulation layer and adhesion layer between chip lamination
US6670217Apr 29, 2002Dec 30, 2003Medtronic, Inc.Methods for forming a die package
US6695200Oct 10, 2002Feb 24, 2004Hitachi, Ltd.Method of producing electronic part with bumps and method of producing electronic part
US6696318Apr 29, 2002Feb 24, 2004Medtronic, Inc.Methods for forming a die package
US6700210Aug 2, 2002Mar 2, 2004Micron Technology, Inc.Electronic assemblies containing bow resistant semiconductor packages
US6717248Nov 26, 2002Apr 6, 2004Amkor Technology, Inc.Semiconductor package and method for fabricating the same
US6737750Dec 7, 2001May 18, 2004Amkor Technology, Inc.Structures for improving heat dissipation in stacked semiconductor packages
US6759307Nov 1, 2000Jul 6, 2004Micron Technology, Inc.Method to prevent die attach adhesive contamination in stacked chips
US6762078Jan 30, 2001Jul 13, 2004Amkor Technology, Inc.Semiconductor package having semiconductor chip within central aperture of substrate
US6784090 *May 9, 2002Aug 31, 2004Sumitomo Electric Industries, Ltd.Semiconductor device and method for manufacturing the same
US6791166Apr 9, 2001Sep 14, 2004Amkor Technology, Inc.Stackable lead frame package using exposed internal lead traces
US6798049Aug 24, 2000Sep 28, 2004Amkor Technology Inc.Semiconductor package and method for fabricating the same
US6803254Apr 25, 2003Oct 12, 2004Amkor Technology, Inc.Wire bonding method for a semiconductor package
US6833609Jan 30, 2003Dec 21, 2004Amkor Technology, Inc.Thinner than conventional packages and have improved thermal performance
US6841858Sep 27, 2002Jan 11, 2005St Assembly Test Services Pte Ltd.Leadframe for die stacking applications and related die stacking concepts
US6861760Apr 11, 2002Mar 1, 2005Rohm Co., Ltd.Semiconductor device with stacked-semiconductor chips and support plate
US6869828May 27, 2003Mar 22, 2005Micron Technology, Inc.Assemblies including stacked semiconductor devices separated a distance defined by adhesive material interposed therebetween, packages including the assemblies, and methods
US6870269Apr 25, 2002Mar 22, 2005Micron Technology, Inc.Assemblies including stacked semiconductor devices separated a distance defined by adhesive material interposed therebetween, packages including the assemblies, and methods
US6873032Jun 30, 2003Mar 29, 2005Amkor Technology, Inc.Thermally enhanced chip scale lead on chip semiconductor package and method of making same
US6879047Feb 19, 2003Apr 12, 2005Amkor Technology, Inc.Stacking structure for semiconductor devices using a folded over flexible substrate and method therefor
US6891248Aug 23, 2002May 10, 2005Micron Technology, Inc.Semiconductor component with on board capacitor
US6896760Jan 16, 2002May 24, 2005Micron Technology, Inc.Fabrication of stacked microelectronic devices
US6906408Mar 5, 2003Jun 14, 2005Micron Technology, Inc.Assemblies and packages including die-to-die connections
US6919631Feb 2, 2004Jul 19, 2005Amkor Technology, Inc.Structures for improving heat dissipation in stacked semiconductor packages
US6927478 *Jan 11, 2002Aug 9, 2005Amkor Technology, Inc.Reduced size semiconductor package with stacked dies
US6943457Sep 15, 2003Sep 13, 2005Micron Technology, Inc.a die, an attached lead frame, and an encapsulating bow resistant plastic body
US6946323Apr 22, 2004Sep 20, 2005Amkor Technology, Inc.Semiconductor package having one or more die stacked on a prepackaged device and method therefor
US6982485Feb 13, 2002Jan 3, 2006Amkor Technology, Inc.Stacking structure for semiconductor chips and a semiconductor package using it
US6982488Jun 20, 2003Jan 3, 2006Amkor Technology, Inc.Semiconductor package and method for fabricating the same
US6984544Aug 30, 2001Jan 10, 2006Micron Technology, Inc.Die to die connection method and assemblies and packages including dice so connected
US6991961Jun 18, 2003Jan 31, 2006Medtronic, Inc.Method of forming a high-voltage/high-power die package
US7002248Jul 7, 2004Feb 21, 2006Micron Technology, Inc.Semiconductor components having multiple on board capacitors
US7019397 *May 11, 2001Mar 28, 2006Oki Electric Industry Co., Ltd.Semiconductor device, manufacturing method of semiconductor device, stack type semiconductor device, and manufacturing method of stack type semiconductor device
US7022418Sep 2, 2004Apr 4, 2006Micron Technology, Inc.Fabrication of stacked microelectronic devices
US7037751Sep 2, 2004May 2, 2006Micron Technology, Inc.Fabrication of stacked microelectronic devices
US7037756Feb 19, 2003May 2, 2006Micron Technology, Inc.Stacked microelectronic devices and methods of fabricating same
US7041537Nov 25, 2003May 9, 2006Micron Technology, Inc.Method for fabricating semiconductor component with on board capacitor
US7045390Apr 15, 2003May 16, 2006Medtronic, Inc.Stacked die package
US7078264May 24, 2004Jul 18, 2006Micron Technology, Inc.Stacked semiconductor die
US7154171Feb 22, 2002Dec 26, 2006Amkor Technology, Inc.Stacking structure for semiconductor devices using a folded over flexible substrate and method therefor
US7161234 *Jul 23, 2004Jan 9, 2007Infineon Technologies AgSemiconductor component and production method suitable therefor
US7183630Jun 11, 2003Feb 27, 2007Amkor Technology, Inc.Lead frame with plated end leads
US7205656Feb 22, 2005Apr 17, 2007Micron Technology, Inc.Stacked device package for peripheral and center device pad layout device
US7211900May 13, 2005May 1, 2007Amkor Technology, Inc.Thin semiconductor package including stacked dies
US7224070May 24, 2004May 29, 2007Micron Technology, Inc.Plurality of semiconductor die in an assembly
US7242100Jan 10, 2005Jul 10, 2007Rohm Co., Ltd.Method for manufacturing semiconductor device with plural semiconductor chips
US7276790Aug 19, 2004Oct 2, 2007Micron Technology, Inc.Methods of forming a multi-chip module having discrete spacers
US7332372Feb 2, 2004Feb 19, 2008Micron Technology, Inc.Methods for forming assemblies and packages that include stacked semiconductor devices separated a distance defined by adhesive material interposed therebetween
US7335533Nov 12, 2004Feb 26, 2008Micron Technology, Inc.Methods for assembling semiconductor devices in superimposed relation with adhesive material defining the distance adjacent semiconductor devices are spaced apart from one another
US7372141 *Mar 31, 2006May 13, 2008Stats Chippac Ltd.Semiconductor stacked package assembly having exposed substrate surfaces on upper and lower sides
US7405138Sep 27, 2005Jul 29, 2008Oki Electric Industry Co., Ltd.Manufacturing method of stack-type semiconductor device
US7425463Jun 9, 2006Sep 16, 2008Micron Technology, Inc.Stacked die package for peripheral and center device pad layout device
US7485490Nov 22, 2005Feb 3, 2009Amkor Technology, Inc.Method of forming a stacked semiconductor package
US7492039 *May 3, 2006Feb 17, 2009Micron Technology, Inc.Assemblies and multi-chip modules including stacked semiconductor dice having centrally located, wire bonded bond pads
US7518223Aug 24, 2001Apr 14, 2009Micron Technology, Inc.Semiconductor devices and semiconductor device assemblies including a nonconfluent spacer layer
US7633144May 24, 2006Dec 15, 2009Amkor Technology, Inc.Semiconductor package
US7645634May 22, 2008Jan 12, 2010Stats Chippac Ltd.Method of fabricating module having stacked chip scale semiconductor packages
US7652376Sep 22, 2008Jan 26, 2010Stats Chippac Ltd.Integrated circuit package system including stacked die
US7659620Nov 28, 2005Feb 9, 2010Infineon Technologies, AgIntegrated circuit package employing a flexible substrate
US7675180Feb 17, 2006Mar 9, 2010Amkor Technology, Inc.Stacked electronic component package having film-on-wire spacer
US7687315Mar 10, 2008Mar 30, 2010Stats Chippac Ltd.Stacked integrated circuit package system and method of manufacture therefor
US7691668 *Dec 19, 2006Apr 6, 2010Spansion LlcMethod and apparatus for multi-chip packaging
US7750482Feb 9, 2006Jul 6, 2010Stats Chippac Ltd.Integrated circuit package system including zero fillet resin
US7768125Jan 4, 2006Aug 3, 2010Stats Chippac Ltd.Multi-chip package system
US7846768Jul 22, 2008Dec 7, 2010Micron Technology, Inc.Stacked die package for peripheral and center device pad layout device
US7855100Mar 27, 2008Dec 21, 2010Stats Chippac Ltd.Integrated circuit package system with an encapsulant cavity and method of fabrication thereof
US7863723Dec 23, 2008Jan 4, 2011Amkor Technology, Inc.Adhesive on wire stacked semiconductor package
US8021924Sep 28, 2010Sep 20, 2011Stats Chippac Ltd.Encapsulant cavity integrated circuit package system and method of fabrication thereof
US8072083Jan 20, 2010Dec 6, 2011Amkor Technology, Inc.Stacked electronic component package having film-on-wire spacer
US8101459Apr 29, 2004Jan 24, 2012Micron Technology, Inc.Methods for assembling semiconductor devices in stacked arrangements by positioning spacers therebetween
US8129849Oct 28, 2009Mar 6, 2012Amkor Technology, Inc.Method of making semiconductor package with adhering portion
US8143727Nov 16, 2010Mar 27, 2012Amkor Technology, Inc.Adhesive on wire stacked semiconductor package
US8237290Jan 15, 2009Aug 7, 2012Micron Technology, Inc.Assemblies and multi-chip modules including stacked semiconductor dice having centrally located, wire bonded bond pads
US8258613Aug 4, 2003Sep 4, 2012Amkor Technology, Inc.Semiconductor memory card
US8269328Nov 19, 2010Sep 18, 2012Micron Technology, Inc.Stacked die package for peripheral and center device pad layout device
US8309397Sep 19, 2011Nov 13, 2012Stats Chippac Ltd.Integrated circuit packaging system with a component in an encapsulant cavity and method of fabrication thereof
US8324716Mar 9, 2010Dec 4, 2012Spansion LlcMethod and apparatus for multi-chip packaging
US8698304 *May 11, 2007Apr 15, 2014Samsung Electronics Co., Ltd.Multi-chip package with spacer for blocking interchip heat transfer
US8704349Feb 14, 2006Apr 22, 2014Stats Chippac Ltd.Integrated circuit package system with exposed interconnects
USRE40061Jan 16, 2003Feb 12, 2008Micron Technology, Inc.Multi-chip stacked devices
Legal Events
DateCodeEventDescription
Jan 4, 2010ASAssignment
Owner name: ROUND ROCK RESEARCH, LLC, NEW YORK
Effective date: 20091223
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:MICRON TECHNOLOGY, INC.;REEL/FRAME:023786/0416
Owner name: ROUND ROCK RESEARCH, LLC,NEW YORK
Aug 3, 2005FPAYFee payment
Year of fee payment: 12
Jan 21, 2003ASAssignment
Owner name: MICRON TECHNOLOGY, INC., IDAHO
Free format text: MERGER;ASSIGNOR:MICRON SEMICONDUCTOR, INC.;REEL/FRAME:013684/0806
Effective date: 19941028
Owner name: MICRON TECHNOLOGY, INC. 8000 SOUTH FEDERAL WAYBOIS
Aug 9, 2001FPAYFee payment
Year of fee payment: 8