|Publication number||USRE37716 E1|
|Application number||US 09/760,705|
|Publication date||May 28, 2002|
|Filing date||Jan 17, 2001|
|Priority date||Apr 28, 1997|
|Also published as||US5861829|
|Publication number||09760705, 760705, US RE37716 E1, US RE37716E1, US-E1-RE37716, USRE37716 E1, USRE37716E1|
|Inventors||Sehat Sutardja, Pantas Sutardja|
|Original Assignee||Marvell International, Ltd.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (18), Referenced by (25), Classifications (10), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This invention pertains in general to analog-to-digital converters and in particular to analog-to-digital converters having a very high operating clock frequency, small die size, and low power consumption and methods of stabilizing the same against drift.
Conventional high-speed analog-to-digital converters (“ADCs”) commonly employ a full flash architecture in which the analog-to-digital conversion is done in parallel by using approximately 2n voltage comparators. FIG. 1 illustrates a conventional full flash ADC 100 including an input voltage 110, a reference voltage 112, a number of resistors, of which resistor 114 is representative, a number of conventional comparators, of which comparator 116 is representative, and a conventional decoder 118 that produces a multi-bit digital output 120.
As is well known in the art, input voltage 110 is applied simultaneously to each comparator 116. In addition, fractional portions of the reference voltage 112 are applied to the comparators 116 by dividing the reference voltage 112 in equal increments (or thresholds) by the resistors 114. The output of each comparator 116 is applied to the decoder 118 which decodes such received inputs into a multi-bit digital output 120 representative of the input voltage 110. Although a single-ended structure is shown in FIG. 1 and throughout this discussion, in practice a fully differential structure can be used.
ADCs for operation at high frequencies, however, require a large amount of integrated circuit area and have high power consumption, and all such requirements increase as the number of bit of resolution of the ADC increases. For example, a 6-bit full flash ADC requires about 26=64 voltage comparators. In a CMOS implementation of a full flash ADC, these comparators are normally implemented using conventional auto-zero voltage comparators. An auto-zero voltage comparator, however, requires a two-phase clock for auto-zeroing in the first phase, and for actual signal comparison in the second phase. Unfortunately, such two-phase design limits the maximum achievable operating frequency to a factor of two lower than otherwise possible, other factors being equal, if non-auto zero voltage comparators are employed.
Non-auto zero voltage comparators, such as those used in full flash ADCs implemented in Bipolar or BiCMOS integrated circuit processes, are generally not practical for implementation in standard CMOS processes because device mismatches (e.g., input offset voltage) of CMOS voltage comparators tend to be much higher than for Bipolar equivalents. CMOS voltage comparators with low input offset voltage can usually only be obtained using complex circuitry that requires large integrated circuit area with associated higher power consumption, and generally lower conversion speed.
Therefore, it is desirable to provide a high resolution ADC that has small die size and low power consumption, and that avoids the effects of operational mismatches.
Accordingly, the full flash ADC of the present invention includes a plurality of comparators and a referencing scheme that effectively cancels out the input offset voltages of the comparators. The input offset voltage of each of the plurality of comparators is obtained by performing a self calibration process on the ADC during, for example, power up. Then, the input offset voltage for each of the comparators is stored in a look-up table. When the ADC is used, the look-up table provides offset correction to the normal reference voltages for each comparator.
In one embodiment of the present invention, the offset look-up table controls a digital-to-analog converter (“DAC”). In addition, a track/hold (“T/H”), circuit, also known as a sample/hold circuit, is connected to a reference input of each comparator. The T/H circuit receives its input from the DAC and holds received voltages for application to its associated comparator as a first or reference input. Each comparator receives the analog input voltage as its second input and the outputs of the comparators are supplied a conventional decoder.
The look up table, in combination with a T/H controller and the DAC, operates each T/H circuit to provide a voltage equivalent to the reference voltage corrected by the input offset voltage of the associated comparator. After the correct reference voltages are loaded into the T/H circuits, the analog input signal is applied to all of the comparators. Each comparator produces an output signal indicating whether the magnitude of the input signal is, for example, greater than the magnitude of the corrected reference voltage. The decoder receives such comparator outputs and decodes the outputs into a representative multi-bit digital output signal.
FIG. 1 is a block diagram of a conventional full flash ADC;
FIG. 2 is a block diagram of a full flash ADC having four choices of reference voltage per comparator;
FIG. 3 is a block diagram of a full flash ADC having a reference track/hold circuit for each comparator; and
FIG. 4 is a block diagram of a calibrated full flash ADC having a reference track/hold circuit for each comparator and a digital to analog converter connected to supply correct reference voltages to each track/hold circuit.
FIG. 2 is a block diagram of a calibrated analog-to-digital converter (“ADC”) 200 having four choices of reference voltage per comparator derived from a reference voltage input 210. A number of resistors, of which resistor 212 is exemplary, are coupled in series to the reference voltage 210. A number of switching circuits, of which switching circuit 214 is exemplary, are coupled to junctions of resistors 212 to apply selected ones of four different voltages to a reference input of each comparator 216. The output of each switching circuit 214 is coupled to an associated comparator, of which comparator 216 is exemplary. In addition, each comparator 216 receives an input voltage appearing on input 218. A conventional decoder 220 receives the outputs of the comparators 216 and produces a digital output 222 representation of the voltage appearing on input 218.
The embodiment of a full flash ADC 200 illustrated in FIG. 2 includes an array of comparator 216 arranged to receive associated reference voltages selected via the switching circuits 214. The resistors 212 divide the reference voltage into a plurality of thresholds with incremental variations available about each threshold. Each switching circuit 214 has four switches to couple a different voltage threshold (that is selectable via commands sent over a switching network circuit 224) to the associated comparator reference input. Accordingly, each switch 214 can provide one of four different reference voltages to a reference input of its respective comparator 216.
The offset voltage for each comparator 216 is obtained by a self-calibration process performed before the ADC 200 begins operating. For example, upon initial factory test or upon each power up of the circuit, a zero input voltage at input 218 should yield a zero digital output indication at the output 222 of decoder 220. Specifically, each comparator 216 is activated in sequence with a known input voltage on one input and with selectable increments around a desired threshold reference value available to apply to the other input of each comparator in succession. Of course, other comparators 216 than the one being calibrated can be disabled to avoid adverse effects on decoder 220. Any deviation between known inputs applied to a comparator that produces an output therefrom may be compensated by alternative settings of switching circuits 214 to provide an offset correcting reference voltage to the comparator. In this way, each comparator 216 provides an output to the decoder 220 for a known input voltage when compared with its corrected reference input voltage during normal operation. The settings of the switching circuits 214 that are required to so calibrate each comparator against its individual offset errors may be stored in look-up table 226 for recall during normal operation on unknown voltages applied to input 218. Digital values describing the settings of switching circuits 214 to provide the proper offset voltages for the comparators 216 are stored in entries of a look-up table 226 which may be a segment of random access memory (“RAM”) or other storage device. During normal operation of the ADC 200, the look-up table 226 provides the digital values needed to select a reference voltage that compensates for the inherent offset voltage of each comparator 216. The selected reference voltage for each comparator 216 will be somewhat different from the ideal reference voltage at each threshold level per comparator 216. Of course, the greater the comparator 216 input offset voltage, the greater the difference between the ideal reference voltage and the corrected reference voltage as determined by the settings of the switching circuits 214.
In the ADC 200 of FIG. 2, each of the switching circuits 214 must be connected to the look-up table 226. Thus, the number of signal lines needed to control the switching circuits 224 is generally impractical for an ADC 200 with more than 4 or 5 bits of accuracy. For example, a 6-bit ADC with eight choices of reference voltages for each comparator would require approximately 26*8=512 control lines as an impractical number of control lines with which to operate.
The number of control lines are reduced in the embodiment of an ADC illustrated in FIG. 3. In this embodiment, the full flash ADC 300 includes a reference track/hold circuit 310 for each comparator. FIG. 3 shows many of the components shown in FIG. 2, including reference voltage 210, the resistors 212 in a divider circuit, the switching circuits 214, the comparators 216, voltage input 218, and decoder 220 with digital output 222. In addition, FIG. 3 illustrates a track/hold, or sample/hold, circuit, of which circuit 310 is exemplary, connected between each reference switching circuit 214 and its respective comparator 216. Each track/hold circuit 310 includes a conventional decoder 316 controlled by a conventional track/hold selection circuit 312. A particular track/hold circuit 310 can be selected and activated by a digital signal from the track/hold selection circuit 312. In addition, the switching circuits 214 are controlled from look up table 318 in a similar manner as previously described.
Before use, the ADC 300 is calibrated in the same manner as previously described with reference to FIG. 2. Again, digital values describing the input offset voltages of the comparators 216 are stored in entries of a look-up table 318 that thus stores digital values which determine the switch settings in switching circuits 214 required to select a reference voltage that compensates for the input offset voltage of the corresponding comparator 216. Then, a counter 340 connected to control access to entries in the look-up table 318 and to control the track/hold selection 312 thus causes the corresponding track/hold circuit 310 to load the corrected reference voltages for all comparators 216 in succession. In this manner, the look-up table 318 sequentially loads a corrected reference voltage into each track/hold circuit 310 that compensates for the input offset voltage of the corresponding comparator 216.
The ADC 300 illustrated in FIG. 3 allows the comparator reference voltage 210 to be isolated from the switching network 214. Accordingly, the control lines for the reference switching circuit 314 can be shared. Thus, the number of control lines 314 needed for the switching circuits 214 is significantly reduced from the number of control lines requested by the embodiment of ADC 200 illustrated in FIG. 2.
Referring now to the block diagram of FIG. 4, there is shown a calibrated full flash ADC 400 according to another embodiment of the present invention. This embodiment similarly includes comparators 216, the voltage input 218, the decoder 220 which produces the digital output 222, the track/hold circuits 310 including the track/hold decoders 316, and the track/hold select circuit 312, all operable in similar manner as previously described. In addition, FIG. 4 shows a look-up table 410 and a digital to analog converter (DAC) 412 arranged to supply the output of the DAC 412 in turn to each of the track/hold circuits 310 under control of the counter 440.
The ADC 400 is initially calibrated prior to normal operation on input signals appearing on input 218. Specifically, the ideal or target reference voltage is supplied to a comparator for comparison with a known input voltage, and the reference voltage may be altered up or down from the target value in order to compensate for any offset required to activate or trigger the comparator 216 to supply an output to the decoder 220. Such compensating value of reference voltage for each comparator is stored as a representative digital value in the look-up table 410 for subsequent retrieval and conversion in the DAC 412 to the corresponding compensating reference voltage required by each comparator 216 during normal operation. Operation in this manner provides wider range of values of analog corrected reference voltages for the plural number of comparators required.
The calibrated reference voltages for each comparator 216 thus produced are stored digitally as entries in the look-up table 410. In operation, entries in the look-up table 410 are supplied sequentially under control of counter 440 as digital values to the DAC 412 which supplies the corresponding analog value of corrected reference voltage to the track/hold circuits 310 which load the respective corrected reference voltage into each track/hold circuit 310 that is activated by the track/hold selection circuit 312 under control of counter 440. Only one DAC 412 is needed as only one track/hold circuit 310 is activated at any given time. Of course, multiple DACs can be used if more than one track/hold circuits 310 is to be activated at a time. Due to leakage, the voltages at the outputs of the track/hold circuits 310 may drift over time. Accordingly, the track/hold circuits 310 and the entries in the look-up table 410,412 may be re-calibrated, for example, in a manner as previous described when necessary to update or refresh the calibrated reference voltages at the outputs of the track/hold circuits 310.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US4523180||Jun 26, 1981||Jun 11, 1985||Hitachi, Ltd.||Analog to digital converter|
|US4617549 *||Jun 17, 1985||Oct 14, 1986||Siemens Aktiengesellschaft||Monolithically integrable MOS-comparator circuit|
|US4748440||Sep 2, 1986||May 31, 1988||Fujitsu Limited||Analog-to-digital conversion system|
|US4774498||Mar 9, 1987||Sep 27, 1988||Tektronix, Inc.||Analog-to-digital converter with error checking and correction circuits|
|US4816831 *||Sep 29, 1987||Mar 28, 1989||Kabushiki Kaisha Toshiba||Analog-digital converter realizing high integation with high resolution ability|
|US4857931 *||Jul 20, 1987||Aug 15, 1989||Zdzislaw Gulczynski||Dual flash analog-to-digital converter|
|US4928102 *||Aug 11, 1988||May 22, 1990||Brooktree Corporation||Flash analog-to-digital converter with logarithmic/linear threshold voltages|
|US4999630 *||Nov 18, 1988||Mar 12, 1991||Thomson Composants Militaires Et Spatiaux||Fast analog-digital converter with parallel structure|
|US5041832 *||Feb 24, 1989||Aug 20, 1991||Zdzislaw Gulczynski||Dual flash analog-to-digital converter|
|US5093664||Oct 1, 1990||Mar 3, 1992||Minister Of Post, Telecommunications And Space French State, Center National D'etudes Des Communication||High-speed half-flash type analog/digital converter|
|US5294926 *||Oct 9, 1992||Mar 15, 1994||Hewlett-Packard Company||Timing and amplitude error estimation for time-interleaved analog-to-digital converters|
|US5349354 *||Mar 9, 1993||Sep 20, 1994||Mitsubishi Denki Kabushiki Kaisha||A/D converter and converting method having coarse comparison and fine comparison periods|
|US5416485 *||Dec 20, 1993||May 16, 1995||Lee; Hae-Seung||Analog-to-digital conversion circuit with improved differential linearity|
|US5500644 *||Nov 4, 1993||Mar 19, 1996||Thomson-Csf||Procedure and device for self-calibrating analog-to-digital conversion|
|US5600322 *||Apr 29, 1994||Feb 4, 1997||Analog Devices, Inc.||Low-voltage CMOS analog-to-digital converter|
|US5682163||Mar 6, 1996||Oct 28, 1997||Industrial Technology Research Institute||Semi-pipelined analog-to-digital converter|
|US5784016||Nov 1, 1996||Jul 21, 1998||Texas Instruments Incorporated||Self-calibration technique for pipe line A/D converters|
|US5825316||Apr 4, 1996||Oct 20, 1998||Siemens Aktiengesellschaft||Method for the self-calibration of an A/D or D/A converter in which the weighted references of the at least one main network are partially calibrated once per calibration cycle|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US6570516 *||Apr 26, 2002||May 27, 2003||Texas Instruments Incorporated||Multi-output DAC and method using single DAC and multiple s/h circuits|
|US6653956 *||Jul 18, 2001||Nov 25, 2003||Fujitsu Limited||Analog to digital converter with encoder circuit and testing method therefor|
|US6703951||Jul 18, 2001||Mar 9, 2004||Fujitsu Limited||Analog to digital converter with encoder circuit and testing method therefor|
|US7075463 *||Sep 24, 2004||Jul 11, 2006||Fujitsu Limited||A/D converter, D/A converter and voltage source|
|US7116258||Mar 24, 2006||Oct 3, 2006||Fujitsu Limited||A/D converter, D/A converter and voltage source|
|US7265701||Mar 22, 2006||Sep 4, 2007||Kabushiki Kaisha Toshiba||Analog to digital conversion circuit|
|US7295413 *||Dec 15, 2004||Nov 13, 2007||Zippy Technology Corp.||Control circuit of power supply with selectable current-limiting modes|
|US7378854 *||Oct 28, 2005||May 27, 2008||Teradyne, Inc.||Dual sine-wave time stamp method and apparatus|
|US7498962 *||Dec 29, 2006||Mar 3, 2009||Silicon Labs Cp, Inc.||Analog-to-digital converter with low power track-and-hold mode|
|US7504900||Mar 30, 2007||Mar 17, 2009||Silicon Labs Cp, Inc.||Integrated circuit package including programmable oscillators|
|US7613901||Mar 30, 2007||Nov 3, 2009||Silicon Labs Cp, Inc.||Comparators in IC with programmably controlled positive / negative hysteresis level and open-drain / push-pull output coupled to crossbar switch or rising / falling edge interrupt generation|
|US7660968||Jun 30, 2007||Feb 9, 2010||Silicon Labs Cp, Inc.||Reconfigurable interface for coupling functional input/output blocks to limited number of I/O pins|
|US8350737||Jan 12, 2011||Jan 8, 2013||International Business Machines Corporation||Flash analog to digital converter with method and system for dynamic calibration|
|US8390498||Aug 10, 2011||Mar 5, 2013||Kabushiki Kaisha Toshiba||Comparing circuit and parallel analog-to-digital converter|
|US20050258995 *||Sep 24, 2004||Nov 24, 2005||Fujitsu Limited||A/D converter, D/A converter and voltage source|
|US20060126247 *||Dec 15, 2004||Jun 15, 2006||Zippy Technology Corp.||Control circuit of power supply with selectable current-limiting modes|
|US20060176204 *||Mar 24, 2006||Aug 10, 2006||Fujitsu Limited||A/d converter, d/a converter and voltage source|
|US20060290554 *||Mar 22, 2006||Dec 28, 2006||Hirotomo Ishii||Analog to digital conversion circuit|
|US20070100570 *||Oct 28, 2005||May 3, 2007||Teradyne, Inc.||Dual sine-wave time stamp method and apparatus|
|US20070103357 *||Dec 29, 2006||May 10, 2007||Silicon Labs Cp, Inc.||Analog-to-digital converter with low power track-and-hold mode|
|US20070216548 *||Mar 30, 2007||Sep 20, 2007||Silicon Labs Cp Inc.||Integrated circuit package including programmable oscillators|
|US20070296478 *||Mar 30, 2007||Dec 27, 2007||Silicon Labs Cp Inc.||Integrated circuit package including programmable comparators|
|US20070300046 *||Mar 30, 2007||Dec 27, 2007||Silicon Labs Cp Inc.||System and method for programming integrated circuit package via jtag interface|
|US20070300047 *||Jun 30, 2007||Dec 27, 2007||Silicon Labs Cp, Inc.||Reconfigurable processor integrated circuit|
|US20090091483 *||Oct 4, 2007||Apr 9, 2009||Texas Instruments Incorporated||Flash analog to digital converter (adc)|
|U.S. Classification||341/120, 341/118, 341/159, 341/155, 341/122|
|International Classification||H03M1/10, H03M1/36|
|Cooperative Classification||H03M1/1061, H03M1/365|
|Aug 19, 2002||FPAY||Fee payment|
Year of fee payment: 4
|Aug 19, 2002||SULP||Surcharge for late payment|
|Jul 19, 2006||FPAY||Fee payment|
Year of fee payment: 8
|Jul 19, 2010||FPAY||Fee payment|
Year of fee payment: 12