|Publication number||USRE38674 E1|
|Application number||US 08/528,188|
|Publication date||Dec 21, 2004|
|Filing date||Sep 14, 1995|
|Priority date||Dec 17, 1991|
|Also published as||US5244843|
|Publication number||08528188, 528188, US RE38674 E1, US RE38674E1, US-E1-RE38674, USRE38674 E1, USRE38674E1|
|Inventors||Robert S. K. Chau, William L. Hargrove, Leopoldo D. Yau|
|Original Assignee||Intel Corporation|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (13), Non-Patent Citations (16), Referenced by (3), Classifications (42), Legal Events (2)|
|External Links: USPTO, USPTO Assignment, Espacenet|
1. Field of the Invention
This invention relates to the field of semiconductor devices and more particularly to a method for forming a thin, high integrity, silicon dioxide layer. The thin SiO2 layers formed by the present invention are ideal for use as a gate oxide.
2. Prior Art
In the semiconductor industry, silicon dioxide (SiO2) films are used in a variety of applications. Often they are used as a dielectric or insulative layer to separate electrically various regions or structures. Examples of use as an insulative layer include as a gate oxide, as an interlevel dielectric between metal 1 and metal 2, and as field isolation. SiO2 is also used for scratch protection and passivation purposes.
When used as a gate oxide on an MOS device, the SiO2 layer is disposed above the source, drain, and channel regions of the silicon substrate, with the gate of the device formed on the SiO2 layer. The gate oxide thus electrically insulates the gate from the source and drain.
When used as a field isolation, a field oxide is formed to insulate electrically one device, for example a transistor, from another. Traditionally local oxidation of silicon (LOCOS) is used to form the field isolation. Active regions of the silicon substrate are covered with a mask such as silicon nitride, while the field regions remain exposed to an oxidizing ambient to form the field oxide. Recently, advanced isolation techniques are being used on MOS devices in place of LOCOS technology. Various recessed isolation technologies are used to improve device performance. For example, the recessed sealed sidewall oxidation technique (RESSFOX). In this technique, what will become the field regions are first etched while the device areas of the substrate remain covered. The side walls of the recessed regions are also covered with the same masking material as the device regions, commonly silicon nitride with an underlying thermal pad oxide. The advanced isolation techniques offer less lateral encroachment of the field oxide into the active regions (commonly known as the bird's beak) as well as a more planar surface than conventional LOCOS technologies. One drawback of these advanced techniques is that sharper edges are formed on the substrate surface. These sharp edges are more difficult to oxidize in the later oxidation step for forming the gate oxide. An additional problem with many of the recessed technologies is the requirement of a silicon etch in the field oxide region prior to field oxide growth. The silicon etch creates contamination which remains on the wafer during subsequent steps. Thus, contamination from the silicon etch may lead to defects in the subsequently grown gate oxide. For an in-depth discussion of conventional and advanced isolation techniques, see Silicon Processing For The VLSI Era, by Stanley Wolf, Volume 2, Chapter 2, pp 12-83 (Lattice Press 1990).
SiO2 can be deposited by such techniques as sputter deposition or chemical vapor deposition (CVD) directly on the substrate. SiO2 can also be grown by oxidizing exposed silicon. SiO2 can be grown in a “dry” process utilizing oxygen (O2), or in a “wet” process using steam as the oxidizing agent. Gate oxides are typically grown as opposed to deposited.
Because SiO2 layers electrically isolate active device regions, the integrity of the oxide film has a large impact on device performance. Also, the scaling of device dimensions to enhance circuit density and speed performance requires the scaling of oxide thickness. For example, a 5.0 v, 0.8μ technology requires an oxide thickness of about 150 Å for high performance, while a 3.3 V, 0.5μ technology requires an oxide thickness of approximately 70-80 Å for high performance. Therefore, the ability to form a high quality, low defect SiO2 film has become increasingly important. Such thin gate oxides are particularly important for devices with RESSFOX isolation. In RESSFOX devices, the minimization of bird's beak encroachment into the active regions has allowed for scaling of device dimensions. Also, the planar surface of these devices allows for higher resolution lithography. Because of the scaling of device dimensions achievable with RESSFOX, a thin gate oxide is necessary. One measurement of the quality of an SiO2 film is the current density it can withstand without breakdown, known as Jt or change-to-breakdown. Generally, an SiO2 film used as the gate oxide must be able to withstand a ramp Jt of 1 Coulomb per square centimeter (1 C/cm2) or greater when measured on large area MOS capacitors (e.g. area=0.0695 cm2).
In any SiO2 growth or deposition, process contamination can lead to unacceptable SiO2 layers. The contamination can be in the form of particulate matter or ionic contamination such as sodium ions (Na+). While a wet process is generally more successful in oxidizing the sharp edges of features such as those which occur on devices with advanced isolation technologies, wet processes generally exhibit a higher defect density than dry oxidation processes. Often, to reduce defects in the film, a small amount of chlorine is included along with the oxidizing agent in order to clean up the surface and reduce the defect density of the grown film. The chlorine is usually added to a dry oxidation step since many chlorine containing compounds do not reach in steam to form Cl, the necessary species for wafer cleaning. Usually, the chlorine concentration is limited to about 1% to 3% of the total gas volume in the oxidizing mixture, because excess chlorine may become entrapped in the oxide, making it more susceptible to high-field hot electron damage and, therefore, less reliable. A process for growing a gate oxide of 175 Å using dry, dilute oxygen oxidation, a steam with chlorine (Cl2) oxidation, and a final dry dilute oxygen oxidation is described in F. Bryant and F.T. Liou, Proc. Electrochemical Soc. Volume 89-7, pp. 220-228 (1998). The process and properties of a 175 Å steam oxide (without chlorine) is described in C. Y. Wei, Y. Nissan-Cohen, and H.H. Woodbury, IEEE Trans Electron Devices, Volume 38, No. 11, November 1991, pp. 2433-2441. Other processes for growing oxides using chlorine or chlorine containing compounds such as anhydrous hydrogen chloride (HCl), trichloroethylene (TCE), and trichloroethane (TCA) are described in Silicon Processing For The VLSI Era, Volume 1, Chapter 7, pp 215-216.
What is needed is a process for growing a high integrity oxide film. The oxide film should exhibit reduced defects and effective oxidation of sharp edges, allowing for high reliability of devices fabricated utilizing advanced isolation techniques. It is further desirable that the oxide formed be sufficiently robust to allow for thin oxide layers for use as a gate oxide in sub-micron VLSI applications.
A process for fabricating a high integrity silicon dioxide layer is described. The oxide formed can be used as a sub-100 Å gate oxide. Since the oxide shows low defects and effectively oxidizes sharp silicon corners or features, it is particularly well suited for use on devices with advanced isolation technologies utilizing recessed field oxides.
First, during wafer push, pure nitrogen is flowed over the substrate to limit native oxide growth. During temperature ramp and stabilization, 1% oxygen in nitrogen flows through the furnace to form a tightly controlled native oxide layer of approximately 5-10 Å.
Next, two low temperature oxidation steps are performed to grow the oxide layer. First, a dry oxidation in 13% trichloroethane (TCA) is performed. In this step, the high concentration of TCA cleans up the surface allowing for a low defect oxide layer. During this step, the silicon surface is protected by the native oxide grown during temperature ramp and stabilization.
Then, a wet oxidation in pyrogenic steam is performed. This oxidation is efficient in oxidizing the sharp features associated with recessed field oxides. It also depletes the chlorine (which is incorporated in the oxide during the 13% TCA dry oxidation) so that the final oxide is essentially chlorine-free.
After a final stabilization and temperature ramp down in a pure N2 flow, the wafers are pulled from the furnace. In the currently preferred embodiment, the total thickness of the oxide layer is 60-80 Å.
In another embodiment, for oxides thicker than 100 Å, 40 Å-90 Å of the novel oxide as described above is grown. A deposited oxide is then added to make up the final thickness of more than 100 Å. The combination oxide stack, known as composite oxide, gives much lower defect density than a standard chlorinated thermal oxide for thicknesses over 100 Å.
FIG. 1 is a cross-sectional elevation view of a semiconductor device with advanced isolation upon which the present invention is practiced.
FIG. 2 is a schematic representation of the furnace in which the present invention is practiced.
FIG. 3 is a block diagram of the process of the present invention.
FIG. 4 is a cross-sectional elevation view of the structure of FIG. 1 after the present invention has been practiced thereon.
FIG. 5 is an MOS device with conventional field isolation after the present invention has been practiced thereon and after a deposited oxide has been formed thereon.
A process for fabricating a high integrity, silicon dioxide (SiO2) layer is described. In the following description, numerous specific details are set forth such as specific thicknesses, temperatures, times, gas mixtures, etc. in order to provide a thorough understanding of the present invention. It will be obvious, however, to one skilled in the art that these specific details need not be employed to practice the present invention. In other instances, well known processing steps are not described in detail in order not to obscure unnecessarily the present invention. Additionally, although in the description below the fabrication of the SiO2 layer of the present invention is illustrated in conjunction with its use as a gate oxide or as part of the gate oxide, it will be appreciated that the method can be used to form an SiO2 film or part of an SiO2 film in any application where a low defect SiO2 film is required, such as for use as a tunnel oxide. Also, although the present invention is illustrated with use of a device using an advanced isolation technique known as recessed sealed sidewall field oxidation (RESSFOX), it will be understood that the present invention is applicable to devices using any type of insulation, such as conventional LOCOS technology. Finally, while the invention is shown as applied to the fabrication of an NMOS device, the invention can also be practiced on, for example, PMOS, CMOS, Bi-MOS, and Bi-CMOS devices.
Referring to FIG. 1, field oxide 12, source 15, and drain 16 are shown on p-type silicon substrate 11 during fabrication. The structure of FIG. 1 can be made by methods well known in the art . As is well known in the art, source 15 and drain 16 are preferably formed later in the processing sequence in a self aligned process. Source 15 and drain 16 will generally be formed after formation of the gate oxide and gate electrode by first performing a low dose implant to form lightly doped regions next to the active regions. This implant is self aligned since the gate electrode masks the regions of substrate 11 directly underneath the gate, while the field oxide masks the inactive regions. After sidewall spacers are formed, a high dose implant is performed to complete the source and drain formation. Source and drain regions are shown in FIGS. 1, 4 and 5 to illustrate better the general location where the present invention is practiced in the currently preferred embodiment. Region 20 indicates the general region where the SiO2 layer of the present invention will be grown. Field oxide 12 is a recessed sealed sidewall field oxide. In the currently preferred embodiment, the total thickness of field oxide 12 is 4000 Å. Field oxide 12 extends approximately 400 Å above the nonoxidized portion of silicon substrate 11.
In the currently preferred embodiment of the present invention, the oxide growth process is carried out in a Thermco Model 10,000 horizontal furnace. A schematic of such a system is shown in FIG. 2.
Referring to FIG. 2, several silicon substrates 11 at the stage of processing shown in FIG. 1 are shown loaded in quartz wafer boat 50. In the system used in the currently preferred embodiment, up to six wafer boats 50 holding twenty five silicon substrates 11 each can be processed at one time. The wafer boats 50 are held by the cantilevered rod 51. Rod 51 moves in a horizontal direction to load and unload the wafer boats 50 into and out of the furnace tube 55. During processing, loading and unloading, the rod 50 is fully suspended within the furnace tube 55. When the wafers are fully loaded, the tube is sealed by quartz plate 56.
In the following description, each step of the process is described in reference to the system shown in FIG. 2 as well as the process flow diagram of FIG. 3. At the beginning of processing, the rod 51 is fully to the left of the position shown in FIG. 2. At this point the wafer boats 50 are loaded on rod 51. This is shown as step 1 of FIG. 3.
After loading wafer boats 50 the silicon substrates 11 on rod 51, the oxide growth process is begun. At this stage in the processing, the silicon substrate in the region 20 is clean, exposed silicon. The second step of the process is referred to as the “wafer push” and is shown as step 2 of FIG. 3. During this step, the substrates 11 are pushed into the furnace as rod 51 moves to the right. At the beginning of the push, the furnace temperature, i.e. the temperature inside tube 55, is at approximately 600° C. in the currently preferred embodiment.
During the push, the furnace temperature is ramped from 600° to 700° C. in the currently preferred embodiment. Also during the push, pure nitrogen (N2) from nozzle 57 of FIG. 2 is flowed over the wafers at approximately 15 standard liters per minute (SLPM) in the currently preferred embodiment. This flow of nitrogen has the effect of limiting native oxide growth during the push, allowing for tighter control of the thickness of the grown oxide. Step 2 takes approximately 10 minutes to complete.
After the wafers are all the way in tube 55 and quartz plate 56 has sealed the end of tube 55, the temperature is ramped for approximately 700°-800° C. in the currently preferred embodiment. This is shown as step 3 in FIG. 3. During this step, oxygen (O2) is flowed in addition to N2. In the currently, preferred embodiment, approximately 1% oxygen in nitrogen by volume flows during this step. Approximately 15 SLPM of N2 and 150 standard cubic centimeters per minute (SCCM) of O2 flow in the currently preferred embodiment. The temperature ramp step 3 takes approximately 15 minutes in the currently preferred embodiment.
Following step 3 is a stabilization step, shown as step 4 in FIG. 3. During this step, the temperature is held constant at approximately 800° C. while approximately 1% oxygen in nitrogen flows through the tube 55 of FIG. 2. The stabilization step 4 takes about 10 minutes. During the first four steps, a native oxide of approximately 5-10 Å grows on the wafers. The thickness of the native oxide is well controlled due to the nitrogen flowed during wafer push, which prevents excessive native oxide growth from reaction with atmospheric oxygen during the wafer push step 2, and by the relatively small oxygen flow during steps 3 and 4. The ability to grow a thin yet uniform native oxide film is important because this thin film protects what would otherwise be a bare silicon surface from chlorine attack during subsequent steps. Conversely, if this film weren't controlled by the N2 flow during push and temperature ramp and stabilization, a thicker and less uniform native oxide film would grow leading to a thicker film than desired, as well as not allowing for acceptable process control of the final film thickness.
Next, two low temperature oxidation steps (LTO) are performed. Although high temperature oxidation steps could be used (e.g. temperatures in the range of approximately 900°-1100° C.), we have found the present invention forms a robust oxide when using the temperatures specified below. This ability to form high quality, low defect oxide films without a high temperature oxidation is helpful for keeping a process within its “thermal budget”. That is, in keeping high temperature steps to a minimum, greater control over junction depths and diffusion profiles can be maintained. Step 5 of FIG. 3 is a dry oxidation step. During this step, the temperature of tube 55 remains at approximately 800° C. During this step, trichloroethane (TCA, chemical formula: C2H3Cl3) is introduced into tube 55 by bubbling N2 through liquid TCA. In the currently preferred embodiment, N2 flows at a rate of approximately 3000 SCCM. Also in the currently preferred embodiment, oxygen flows at a rate of approximately 11 SLPM. The concentration of TCA in tube 55 under these conditions is approximately 13%, while the concentration of O2 is approximately 79%. Also in the currently preferred embodiment, this step lasts for approximately 10 minutes and results in approximately 35 Å of oxide growth. The 13% TCA results in approximately 13% of the total gas volume being Cl2, as a result of the reactions between TCA and O2 to form HCl, and then HCl and O2 to form Cl2. This a much higher concentration of Cl2 than what is typically encountered in prior art processes. As mentioned previously, the thin native oxide formed in steps 2-4 will protect the silicon surface of substrate 11 from Cl2 attack. Additionally, since step 6, discussed below, is a wet process, any Cl2 from step 5 which is trapped in the oxide film will be removed by the H2O in the wet oxidation step. Although the currently preferred embodiment uses 13% TCA, it is anticipated that TCA above approximately 9% will achieve the cleaning effect of the present invention. This cleaning effect of Cl2 is an important aspect of the present invention in forming a high quality, low defect SiO2 layer. It is particularly helpful when used in a device with a field isolation such as RESSFOX since the required silicon etch to form the recessed isolation produces a significant amount of contamination, which the Cl2 removes in the present invention. It will also be appreciated that steps 2-4 could be omitted if substrate attack by chlorine and chlorine entrapment in the oxide film is not a problem.
Step 6 is a wet (pyrogenic steam) oxidation step. During this step, the substrates 11 are subjected to H2O formed by torching O2 and H2. During this step, O2 flows at a rate of approximately 5 SLPM and H2 flows at a rate of approximately 2 SLPM in the currently preferred embodiment. The temperature of the tube 55 of FIG. 2 remains at approximately 800° C. in the currently preferred embodiment during step 6.
Step 7 is a final stabilization step where the temperature remains at 800° C. for 30 minutes while pure N2 is flowed at a rate of approximately 15 SLPM through tube 55. During this step, tube 55 is purged of any remaining steam from Step 6.
Step 8 is a temperature ramp down step. During this step, the temperature is decreased from 800° C. to 700° C. while pure N2 flows through tube 55 at a rate of approximately 15 SLPM. Step 8 takes approximately 40 minutes in the currently preferred embodiment.
Finally, in step 9 of FIG. 3, the wafers are pulled from the furnace. During the wafer pull, pure N2 continues to flow at a rate of 15 SLPM through nozzle 57.
Steps 1-9 of FIG. 3 are carried out sequentially in the currently preferred embodiment. Additionally, the furnace remains closed or sealed by quartz plate 56 from step 3 through step 8. It will be appreciated that not all of the above steps need to be performed in order to accomplish the objectives of the present invention. For example, the initial push (step 2) and temperature ramp (step 3) could be eliminated if Cl2 attack of the silicon surface is not important and the thickness of the final oxide layer does not need to be precisely controlled. Additionally, the parameters such as times, temperatures, and gas flows can be modified while remaining within the spirit and scope of the invention. Additionally, any other source of chlorine, in addition to TCA can be used so long as the resultant Cl2 concentration is above about 9%. Such other sources include pure chlorine gas (Cl2), anhydrous hydrogen chloride (HCl), or trichloroethylene (TCE, chemical formula: C2HCl3).
FIG. 4 shows the structure of FIG. 1 after the process of the present invention has taken place. Gate oxide 25 is shown in the region 20 over source 15, substrate 11, and drain 16. In the currently preferred embodiment, gate oxide 25 is less than 100 Å and is preferably approximately 60-80 Å. Of the total thickness of gate oxide 25, approximately 5-10 Å is grown as a native oxide in steps 1-4 of FIG. 3, approximately 25-40 Å is grown in the dry oxidation step 5, and approximately 30-50 Å is grown in the wet oxidation step 6 in the currently preferred embodiment.
The gate oxide 25 formed by the present invention is an extremely robust oxide, showing increased device yield when compared against devices fabricated utilizing a gate oxide formed by, for example, a one step dry oxidation. The improved yield due to gate oxide 25 is particularly apparent when gate oxide 25 is used on edge intensive devices (that is devices on which the gate oxide must be grown on sharp edges) and on devices fabricated on the periphery of the silicon wafer. For example, the performance of edge intensive capacitors formed with an 80 Å gate oxide formed by a standard, prior art dry, 3% TCA oxidation and the performance 5 of those with an 80 Å gate oxide formed by the present invention was compared. The capacitor with a gate oxide formed by the present invention showed a pass rate of approximately 95% compared with a pass rate of 45% for the capacitors with the prior art gate oxide, using a pass criterion of Jt>1.0 C/cm2 in a ramp Jt test. Various MOS devices with RESSFOX isolation and with a gate oxide formed by the present invention showed pass rates from approximately 97%-100%. In addition, this gate oxide 25 is much more robust against process induced contaminations than standard TCA dry oxide.
After formation of gate oxide 25, the polysilicon gate will be formed in the center of region 20 of FIG. 4, followed by other circuitry needed to complete the device.
In addition to its use to form a sub-100 Å gate oxide 25, the process of the present invention can be used to form a portion of a composite gate oxide for devices utilizing a thicker gate oxide than that used on the RESSFOX MOS device described above. In this application, the present invention will form a thermal “pad oxide”. The thermal pad oxide is formed using the process as described above to form gate oxide 25.
Referring to FIG. 5, a typical MOS device with a LOCOS field oxide 32 is shown during fabrication on p-type silicon substrate 31. Shown in FIG. 5 are source 35 and drain 36. Also shown is pad oxide 37, formed by the process of the present invention as described above. The thickness of pad oxide 37 is approximately 75 Å in the currently preferred embodiment.
After formation of pad oxide 37, a second oxide layer 38 is deposited by a high temperature oxidation (HTO). The HTO deposition is accomplished by low pressure chemical vapor deposition (LPCVD) using nitrous oxide (N2O) and dichlorosilane (SiH2Cl2) gasses in a ratio of N2O: SiH2Cl2=2:1. The depositions are accomplished at a temperature in the range of 600°-900° C. and a pressure in the range of 100-500 mTorr in the currently preferred embodiment. Also in the currently preferred embodiment, the composite oxide is subjected to an anneal in a nitrogen ambient at 1000° C. for thirty minutes. This anneal may be carried out in other inert gas ambients such as argon or helium. Additionally, the annealing ambient may be made partially oxidizing by adding approximately 1-5% oxygen, or by annealing in an ambient of N2O. Oxide layer 38 is shown immediately after deposition in FIG. 5. Next, the oxide layer 38 will be masked and etched so that it is generally coincident with pad oxide layer 37.
Although the use of the composite oxide for the gate oxide layer is shown on an MOS device with conventional LOCOS isolation, and use of only the sub-100 Å oxide formed by the present invention is shown on an MOS device with advanced RESSFOX isolation, it will be appreciated that use of the sub-100 Å oxide formed by the present invention either alone or as part of a composite structure in any type of device will allow for the increased device reliability achieved by the oxide layer formed by the present invention.
Thus, the process for forming a reliable, low defect sub-100 Å oxide layer is shown. For oxides thicker than 100 Å, the use of a composite oxide is shown, wherein the sub-100 Å pad oxide is formed by the novel process described above, and the additional thickness is LPCVD deposited oxide.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US3556879||Mar 20, 1968||Jan 19, 1971||Rca Corp||Method of treating semiconductor devices|
|US4159917||May 27, 1977||Jul 3, 1979||Eastman Kodak Company||Method for use in the manufacture of semiconductor devices|
|US4231809||May 25, 1979||Nov 4, 1980||Bell Telephone Laboratories, Incorporated||Method of removing impurity metals from semiconductor devices|
|US4344985 *||Mar 27, 1981||Aug 17, 1982||Rca Corporation||Method of passivating a semiconductor device with a multi-layer passivant system by thermally growing a layer of oxide on an oxygen doped polycrystalline silicon layer|
|US4551910 *||Nov 27, 1984||Nov 12, 1985||Intel Corporation||MOS Isolation processing|
|US4906595 *||Jul 21, 1989||Mar 6, 1990||U.S. Philips Corporation||Method of manufacturing a semiconductor device, in which a silicon wafer is provided at its surface with field oxide regions|
|US4994894 *||Jan 5, 1989||Feb 19, 1991||Kabushiki Kaisha Toshiba||Semiconductor device having an improved wiring pattern|
|US5028560||Mar 1, 1989||Jul 2, 1991||Mitsubishi Denki Kabushiki Kaisha||Method for forming a thin layer on a semiconductor substrate|
|US5057463 *||Feb 28, 1990||Oct 15, 1991||Sgs-Thomson Microelectronics, Inc.||Thin oxide structure and method|
|US5174881||Jun 28, 1991||Dec 29, 1992||Mitsubishi Denki Kabushiki Kaisha||Apparatus for forming a thin film on surface of semiconductor substrate|
|GB2172746A *||Title not available|
|JPH03147369A *||Title not available|
|JPS62235740A *||Title not available|
|1||*||B.Y. Liu and Y.C. Cheng; "Growth and Characterization Of Thin Gate Oxides By Dual TCE Process"; Journal Of The Electrochemical Society-Accelerated Brief Communication; vol. 131, No. 3, (Mar. 1984); pp. 683-686.*|
|2||*||C. Wei, Y. Nissan-Cohen, and H. Woodbury; "Evaluation of 850° C. Wet Oxideee As The Gate Dielectric In A 0.8 mum CMOS Process"; IEEE Transactions On Electron Devices; vol. 38, No. 11 (Nov. 1991); pp. 2433-2441.*|
|3||C. Wei, Y. Nissan-Cohen, and H. Woodbury; "Evaluation of 850° C. Wet Oxideee As The Gate Dielectric In A 0.8 μm CMOS Process"; IEEE Transactions On Electron Devices; vol. 38, No. 11 (Nov. 1991); pp. 2433-2441.*|
|4||*||Deal, B.; "The Oxidation . . . and Steam"; J. Electochem Society; vol. 110, No. 6, Jun. 1968; pp. 527-533.*|
|5||*||F. Bryant and F. Liou; "Thin Gate Oxides Grown in Argon Diluted Oxygen With Steam and HCL Treatment"; Proceedings Of The Symposium On Silicon Nitride and Silicon Dioxide Thin Insulating Films; vol. 89-7, 1989; pp. 220-228.*|
|6||*||Gdula, R.; "Composite Dielectric Layer"; IBM Tech. Disc. Bull., vol. 14, No. 9, Feb. 1972; p. 2609.*|
|7||*||Ghandhi, "VLSI Fabrication Principles", 1983, pp. 385-388, John Wiley and Sons, 1983.*|
|8||*||Kanigaki, Y.; "Thermal Oxidation . . . by Nitrogen"; Appl. Phys.; vol. 48, No. 7, Jul. 1977; pp. 2891-2896.*|
|9||*||M.B. Das, J. Stach, and R.E. Tressler; "A Comparison Of HCl-And Trichloroethylene-Grown Oxides On Silicon"; Journal Of The Electrochemical Society: Solid-State Science and Technology; vol. 131, No. 2, (Feb. 1984); pp. 389-392.*|
|10||*||Montillo, F.; "High Temperature Annealing . . . Surfaces"; J. Electrochem. Soc., vol. 188, No. 9, Sep. 1971; pp. 1463-1468.*|
|11||*||R.G. Cosway and C.E. Wu; Comparison Of Thin Thermal SiO2 Grown Using HCl and 1,1,1 Trichloroethane (TCA); Journal Of The Electrochemical Society; Solid-State Science and Technology; vol. 132, No. 1, (Jan. 1985); pp. 151-154.*|
|12||*||S. Wolf and R.N. Tauber; "Silicon Processing For The VLSI Era"; vol. 1, Chapter 7, 1986; pp. 215-216.*|
|13||*||S. Wolf; "Silicon Processing For The VLSI Era"; vol. 2, Chapter 2, 1990.*|
|14||*||Wolf et al., "Silicon Processing for the VLSI Era vol. 1: Process Technology", Lattice Press, pp. 215-216, 1986.*|
|15||*||Wolf et al., "Silicon Processing for the VLSI Era, vol. 1: Process Technology", pp. 201-207, Lattice Press, 1986.|
|16||*||Y.C. Cheng and B.Y. Liu; "Oxidation Characteristics And Electrical Properties Of Low Pressure Dual TCE Oxides"; Journal Of The Electrochemical Society: Solid-State Science and Technology; vol. 131, No. 2, (Feb. 1984); pp. 354-358.*|
|Citing Patent||Filing date||Publication date||Applicant||Title|
|US8975194 *||Nov 13, 2013||Mar 10, 2015||Peking University Founder Group Co., Ltd.||Method for manufacturing oxide layer|
|US20130178071 *||Oct 6, 2011||Jul 11, 2013||Shin-Etsu Handotai Co., Ltd.||Thermal oxide film formation method for silicon single crystal wafer|
|US20140134850 *||Nov 13, 2013||May 15, 2014||Founder Microelectronics International Co., Ltd.||Method for manufacturing oxide layer|
|U.S. Classification||438/773, 257/E21.193, 438/762, 257/E21.285, 438/452, 438/774, 438/287, 148/DIG.118, 438/297|
|International Classification||H01L29/51, H01L21/316, H01L21/28, H01L21/469, H01L21/31|
|Cooperative Classification||Y10S148/118, H01L21/022, H01L21/28185, H01L21/31662, H01L29/513, H01L21/02255, H01L21/28202, H01L21/28211, H01L29/518, H01L21/28238, H01L21/02238, H01L21/02164, H01L21/02271, H01L21/02211, H01L21/28194|
|European Classification||H01L21/28E2C2C, H01L21/28E2C2V, H01L29/51B2, H01L21/28E2C5, H01L21/28E2C2N, H01L29/51N, H01L21/316C2B2, H01L21/02K2E2J, H01L21/02K2E3B6, H01L21/02K2C1L5, H01L21/02K2C7C2, H01L21/02K2E2B2B2, H01L21/02K2C3|
|Mar 25, 2005||FPAY||Fee payment|
Year of fee payment: 12
|Mar 25, 2005||SULP||Surcharge for late payment|
Year of fee payment: 11