Publication number | USRE40424 E1 |

Publication type | Grant |

Application number | US 11/318,392 |

Publication date | Jul 8, 2008 |

Filing date | Dec 22, 2005 |

Priority date | Dec 11, 2001 |

Fee status | Paid |

Also published as | US6668035, US20030108143 |

Publication number | 11318392, 318392, US RE40424 E1, US RE40424E1, US-E1-RE40424, USRE40424 E1, USRE40424E1 |

Inventors | Seon-Ho Han, Jang-Hong Choi, Jae-Hong Jang, Hyun-Kyu Yu |

Original Assignee | Electronics And Telecommunications Research Institute |

Export Citation | BiBTeX, EndNote, RefMan |

Patent Citations (6), Non-Patent Citations (2), Referenced by (4), Classifications (10), Legal Events (3) | |

External Links: USPTO, USPTO Assignment, Espacenet | |

US RE40424 E1

Abstract

The present invention relates to a structure of a delta-sigma fractional type divider. The divider structure adds an external input value and an output value of a delta-sigma modulator to modulate a value of a swallow counter. Therefore, the present invention can provide a delta-sigma fractional type divider the structure is simple and that can obtain an effect of a structure of a delta sigma mode while having a wide-band frequency mixing capability.

Claims(15)

1. A delta-sigma fractional type divider, comprising:

a delta-sigma modulator for receiving a clock signal and a first digital value to perform a delta-sigma modulation, said first digital value being used to program a fractional ratio frequency of a frequency synthesizer;

a swallow adder group for receiving an output value of said delta-sigma modulator and a second digital value to add an integer dividing ratio of a swallow counter and said output value of said delta-sigma modulator, said second digital value being used to program an integer ratio frequency of the frequency synthesizer;

a program register group for storing an output value of said swallow adder group; and

a pulse swallow counter group having a dual modulus prescaler, a program counter and said swallow counter, for dividing an input frequency depending on said value stored by said program register group.

2. The delta-sigma fractional type divider as claimed in claim 1 , wherein said swallow adder group comprises:

a first adder for adding the integer dividing ratio of the swallow counter and a sign value; and

a second adder for adding the output value of said delta-sigma modulator and an output value of said first adder.

3. The delta-sigma fractional type divider as claimed in claim 2 , wherein said sign value is the most significant bit of said first digital value used to program the fractional ratio frequency of the frequency synthesizer.

4. The delta-sigma fractional type divider as claimed in claim 1 , wherein said program register group further comprises:

a swallow register for storing said output value of said swallow adder group; and

a main division register for storing the integer dividing ratio.

5. A delta-sigma fractional type divider, comprising:
*a modulator configured to use a first digital value to program a fractional ratio frequency of a frequency synthesizer; * *an adder group configured to use an output value of said modulator and a second digital value, said second digital value being used to program an integer ratio frequency of the frequency synthesizer; * *a program register group configured to store an output value of said adder group; and * *a counter group configured to divide an input frequency depending on said value stored by said program register group.*

6. The delta-*sigma fractional type divider as claimed in * claim 5 *, wherein said adder group comprises: * *a first adder operable to add an integer dividing ratio of a counter and a sign value; and * *a second adder operable to add the output value of said modulator and an output value of said first adder.*

7. The delta-sigma fractional type divider as claimed in claim 6 , wherein said sign value is a most significant bit of said first digital value used to program the fractional ratio frequency of the frequency synthesizer.

8. The delta-sigma fractional type divider as claimed in claim 5 , wherein said program register group further comprises:
*a register operable to store said output value of said adder group; and * *a main division register operable to store the integer dividing ratio.*

9. The delta-sigma fractional type divider as claimed in claim 5 wherein said modulator is a delta-sigma modulator and wherein said second digital value represents an integer dividing ratio of a counter.

10. The delta-sigma fractional type divider as claimed in claim 5 wherein the counter group comprises a dual modulus prescaler, a program counter and a counter, for dividing an input frequency depending on said value stored by said program register group.

11. A method for delta-sigma fractional type dividing comprising:
*receiving a clock signal and a first digital value to perform a delta-sigma modulation, said first digital value being used to program a fractional ratio frequency of a frequency synthesizer; * *adding an integer dividing ratio of a counter and an output value of said modulator to produce a second output value; * *receiving a second digital value to program an integer ratio frequency of the frequency synthesizer; * *storing the second output value using a program register group; and * *dividing an input frequency depending on said value stored by said program register group.*

12. The method of claim 11 wherein the adding an integer dividing ratio comprises:
*adding an integer dividing ratio of the counter and a sign value; and * *adding the output value of said modulator and an output value of said adding an integer dividing ratio of the counter and a sign value.*

13. The method of claim 12 , wherein said sign value is a most significant bit of said first digital value used to program the fractional ratio frequency of the frequency synthesizer.

14. The method of claim 11 , further comprising:
*storing said second output value in a register; and * *storing the integer dividing ratio in a main division register.*

15. The method of claim 11 wherein said modulator is a delta-sigma modulator.

Description

This application is reissue application of U.S. patent application **10**/**179**,**840**, filed Jun. **4**, **2002**, and entitled “Structure of Delta-Sigma Fractional Type Divider,” now issued U.S. Pat. No. **6**,**668**,**035**, which claims priority to Korean Patent Application **2001**-**78268** filed on Dec. **11**, **2001**, the contents of which are hereby incorporated by reference in their entirety.

1. Field of the invention

The invention relates generally to a delta-sigma fractional type divider, and more particularly to, a structure of a delta-sigma fractional type divider which is simple, has a wide-band frequency mixing capability and can obtain a delta-sigma mode by maximum.

2. Description of the Prior Art

A frequency synthesizer is a circuit for obtaining necessary frequencies depending on a digital code value. The frequency synthesizer is mainly divided into an integer type frequency synthesizer for producing an output frequency of an integer times using an input frequency of a frequency-phase detector, and a fractional type frequency synthesizer improved in phase, synchronizing time, etc. compared to the integer type frequency synthesizer.

The fractional type frequency synthesizer has a high spur in process of being implemented even though it's various advantages. Thus, the fractional type frequency synthesizer has a current compensation structure using digital-analog converter, a phase interpolation structure, and a delta-sigma structure in order to remove the spur.

The delta-sigma structure disperses the energy of spur generated in a pulse swallowing fraction ratio N frequency synthesizer and transforms the shape of the energy (noise shaping) to implement a high performance frequency synthesizer.

[Dual Modulus Fractional N]

FIG. **1**(a) is a block diagram for describing a basic fractional type divider, and FIGS. **1**(b) and FIG. **1**(c) are waveforms for describing the operation and variations in the difference of the phases of the divider.

The structure of the basic fractional type divider in FIG. **1**(a) controls the dual modulus prescaler **1** to produce the division ratio such as below Equation 1 wherein the T_{p+1 }is a time section which has the 1/(P+1) division ratio and the T_{P }is a time section which has the 1/P division ratio.

In this process, however, variations in the phase generated in period of 1(.f)*f_{ref }causes to modulate an oscillator through a charge pump and a loop filter, so that a high spur is generated at N*(.f)f_{ref }(N is a positive integer) against the output center frequency of the oscillator. This spur is difficult to remove using the loop filter. Further, the sensitivity of a communication system is decreased by the spur near the output frequency of the oscillator.

The spur can be generated by a control voltage as follows. When the output of the oscillator is V_{out}(t)=A(t)cos[w_{0}t+Φ(t)], the phase noise by the frequency modulation of a control signal Vc(t) can be expressed as follows:

V_{out}(t)=A·cos[(ω_{0}+K_{VC0}·V_{C}(t))·t],

V_{C}(t)=A_{m}·sin(ω_{out})

ω=ω_{0}+K_{VCO}·V_{C}(t),

Therefore, V_{out}(t) can be approximated as

Therefore, spur is generated at to ω_{0}±ω_{m}.

[Multi-Modulus Fractional N]

The dual modulus fractional ratio N can be implemented into a first order delta-sigma. As the dual modulus fractional ratio N has the quantization level of /P and /(P+1) by one bit control, at this time, the energy of spur can be effectively dispersed and reduced. In general, the dual modulus fractional ratio N is implemented into a delta sigma of over third order. In case of designing the dual modulus fractional ratio N having a delta sigma of over third order, a delta-sigma modulator of a mash type that can obtain an effect of transformation of energy shape and can obtain high stability is usually applied to a frequency synthesizer. As an output of the modulator of a mash type is multi-bit, a multi-modulus prescaler is required in order for the dividing circuit to accept it. As a result, the dividing circuit requires complicated dividing unit and control unit.

A process of inducing the mash type structure is first described, and problems in the conventional multi-modulus dividing circuit is then described.

At first, over-sampling (quantization) is described. If quantization errors are white noise, the mean square value is:

And if the quantized signal is sampled to f_{S}=1/t, the spectral density of a band is:

Noise power of a signal band 0≦f≦f_{0 }is

, where

OSR=f_{s}/2f_{0}=1/2f_{0}t.

From the above results, it could be seen that over-sampling reduces the in-bands rms quantization noise(n_{0}) to a square root of OSR. Further, it could be seen that the in-band noise is reduced by about 3 dB (corresponding to ½ bit resolution) when the sampling frequency is doubled.

Referring now to FIGS. **2**a˜

FIGS. **2**a˜

S(I)=x(I)=y(I), w(I+1)=s(I)+w(I), y(I)=w(I)**30** c(I)

y(I)=x(I)=s(I)=x(I)−[w(I+1)−w(I)]

w(I)+e(I)=x(I)−w(I+1)+w(I)

w(I+1)=x(I)−e(I)=y(I+1)−e(I+1)

y(I)=x(I−1)+e(I)−(I−1)

Therefore,

y(I)=x_{i-1}+(e_{i}−e_{i-1}).

In other words, the delta-sigma shown in

In order to obtain the spectral density of n_{i}=(e_{i}−e_{i-1}), i.e., a noise due to modulation, Z-transform is performed. Thus, as N(z)=(1−z^{−1})E(z) and z=e^{jωL }(

Therefore, it could be seen that the noise component of a low frequency can be reduced.

The noise power at the signal band is:

Also, the rms value is:

Thus, it could be seen that a noise is reduced by about 9 dB (corresponding to 1.5 bit resolution) if the over-sampling ratio is doubled. If the input of the delta sigma is a direct current (DC), repetitive noise patterns appear, which is called a patterned noise. And the above equation can be easily obtained through a closed-loop transfer function of a Z-domain model shown in FIG. **2**(c).

The delta sigma performs a noise shaping by which the energy of modulation noise is pushed out to the signal band by a feedback using the integrator. At this time, the characteristic of the integrator determines the shape of the noise spectrum.

Generally, in case that a L-order loop is formed and system is stable, the spectral density is:

In case of OSR>2, the rms noise at the signal band is:

third order delta-sigma is expressed as

The delta-sigma modulator of this high order can further reduce the quantization noise of a signal band while the delta-sigma structure shown in

wherein b(t) is a bit stream of the modulator controlling the dual modulus prescaler. Therefore, assuming that the fractional value (DC) to be obtained is K/M and the quantization noise is q(t),

At this time, K is a constant of the modulator input and M is the modulus of the modulator adder.

Now, mash type delta-sigma modulator will be described.

The mash structure where a stable first order delta-sigma structure is cascaded has a high-order noise-shaping characteristic and also allows an stable structure to be implemented.

Y_{1}(z)=(1−z^{−1})E_{1}(z)+X(z)

Y_{2}(z)=−E_{1}(z)+(1−z^{−1})E_{2}(z)

Y_{2}′(z)=−(1−z^{−1})E_{1}(z)+(1−z^{−1})^{2}E_{2}(z)

Y_{3}(z)=−E_{2}(z)+(1−Z^{−1})E_{3}(z)

Y_{3}′(z)=−(1−z^{−1})E_{2}(z)+(1−z^{−1})^{3}E_{3}(z)

Therefore,

Y(z)=X(z)+(1−z^{−1})^{3}E_{3}(z)

where the delta-sigma input X(z) is a fractional value of the PLL frequency synthesizer. If the division number of a prescaler is P, N(z)=P(z)+Y(z)=P(z)+X(z)+(1+z^{−1})^{3}E_{3}(z) can be obtained. From the above result, it could be seen that the mash type modulator used in the present invention has noise-shaping characteristics.

Most of conventional frequency synthesizers requires a multi-modulus dividing circuit since it uses a mash type modulator having a multi-bit output so that the above stability and a noise shaping effect of a high order can be satisfied.

**11** for receiving control signals D**0**, D**1**, and a phase selector **13** for producing /4/5/6/7 using the control signals. At this time, D**2**, D**3**, D**4** and D**5** control the division ratio depending on respective code values. The multi-modulus dividing circuit can be implemented in various structure as well as the structure shown in FIG. **5**. The multi-modulus division structure, however, requires several dividing circuits **12** such as 2/3, and the like. Further, as control of those dividing circuits must be performed by each of dividing stages. Thus, the multi-modulus division structure has disadvantages that it is complicated and is difficult to be designed.

The present invention is contrived to solve the above problems and an object of the present invention is therefore to provide a structure of a delta-sigma fractional type divider by which an external input value and an output value of a delta-sigma modulator are added to modulate values of a swallow counter.

In order to accomplish the above object, the present invention is characterized in that is comprises a delta-sigma modulator for receiving a clock signal and a first digital value to perform a delta-sigma modulation, the first digital value being used to program a fractional ratio frequency of a frequency synthesizer, a swallow adder group for receiving an output value of the delta-sigma modulator and a second digital value to add an integer dividing ratio of a swallow counter and the output value of the delta-sigma modulator, the second digital value being used to program an integer ratio frequency of the frequency synthesizer; a program register group for storing an output value of the swallow adder group; and a pulse swallow counter group having a dual modulus prescaler, a program counter and the swallow counter, for dividing an input frequency depending on the value stored by the program register group.

Further, the program register group further comprises a swallow register for storing output value of the swallow adder group; and a main division register for storing the integer dividing ratio.

The aforementioned aspects and other features of the present invention will be explained in the following description, taken in conjunction with the accompanying drawings, wherein:

FIG. **1**b and

FIG. **2**(a)-FIG. **2**(c) are block diagrams for describing a first order delta-sigma modulator;

FIG. **8**(a) and FIG. **8**(c) are waveforms for describing an operation of the swallow counter; and

FIG. **8**(b) is a block diagram of a shallow counter.

The present invention will be described in detail by way of a preferred embodiment with reference to accompanying drawings, in which like reference numerals are used to identify the same or similar parts.

The modulator includes registers **21**˜**23** that are driven by a clock (F_{ref}), an adder **25** for adding an output of the register **21** and an output of a preset register **24**, an adder **26** for adding an input K and an output of the adder **25** to produce a carry C, an adder **27** for adding an output of the adder **26** and an output of the register **22**, an adder **28** for adding an output of the adder **27** and an output of the register **23**, a synthesizer **29** for receiving the carry C from the adders **27** and **28** and a delayed value, and a synthesizer **30** for receiving the carry C from the adder **26** and an output of the synthesizer **29** to produce a 3-bit multi-modulus prescaler control signal.

In the third order delta-sigma structure, a block for giving offset in order to obtain an exact frequency resolution of 5 KHz against an input frequency 9.84 MHz of a phase frequency detecter (hereinafter PFD) is added. As an adder of a delta sigma has a modulus of 2^{m}, the adder could not allow a given input frequency to have a desired frequency turning resolution. Therefore, if a resolution of 10 KHz is to be obtained when input frequency is 9.84 MHz, the bit width of the adder is 10 bit and the adder is offset by 40. Thus, a resolution corresponding to 1 bit can become exactly 10 KHz. In

The present invention can implement a structure in which frequency of the fractional ratio of the wide band can be mixed and the in-band noise can vary by maximum, by simply applying all the range of 3 bit width outputted from the mash-type structure shown in

**34**, a program register group **37**, a swallow adder group **40** and a third order delta-sigma modulator **41**.

The pulse swallow counter group **34** includes a dual modulus prescaler **31** for receiving a signal having frequency f_{vco}, a program counter **33** for outputting a signal having frequency f_{REF }depending on the output of the dual modulus prescaler **31**, and a swallow counter **32** for supplying a modulus control signal MC to the dual modulus prescaler **31** depending on the output of the dual modulus prescaler **31** and a reset signal RS.

The program register group **37** includes a swallow register **35** for outputting a signal to the swallow counter **32** depending on the frequency (f_{REF}) from the program counter **33**, and a main division register **36** for outputting a signal to the program counter **33** depending on a signal (7 bit) from the outside.

The swallow adder group **40** includes an adder **38** for receiving given values (12 bit and 4 bit), and an adder **39** for receiving an output value of the delta-sigma modulator **41** and an output value of the adder **38** to produce a given value to the swallow register **35**.

In the frequency synthesizer of the present invention, an input frequency (f_{VCO}) of PFD is 9.84 MHz, the prescaler **31** is 8/9, the program counter **33** has 7 bit width and the swallow counter **32** has 4 bit width. The input of the modulator **41** is 12-bit width including a sign bit, and has a frequency resolution of (½^{11})*F_{ref}. In the sign bit, the output fractional value of the modulator ranges from −0.5˜0.5 through a program.

The pulse swallow counter group **34** having the dual modulus prescaler **31**, the swallow counter **32** and the program counter **33**, has the same structure and operation to an existing integer type fractional type divider. In other words, if K=0, the input of the swallow counter **32** is inputted with external programmed digital value since the output of the third order delta-sigma modulator **41** is always 0. Thus, in case that the integer type frequency synthesizer is to be used, K=0 is set and a clock of the modulator is precluded, so that additional power consumption by the modulator can be obviated. In this case, the following equation is satisfied:

f_{VC0}=[(P+1)×S+P×(M−S)]×f_{REF}=f_{REF}×[(P×M+S), K=0

FIG. **8**(a) and FIG. **8**(c) are waveforms for describing an operation of the swallow counter, and FIG. **8**(b) is a block diagram of a shallow counter.

FIG. **8**(a) shows waveforms for describing a process of controlling the swallow counter using an output of a first order delta-sigma modulator.

In the mash-type structure, a carry output of a first adder determines an average fractional value of the entire division N structure. Second and third adders take an average from an error period occurring at the first adder and then further disperse the noise as the order is higher to send the result to a high frequency region. Therefore, it could be seen that the frequency mixing of the fractional ratio can be found by monitoring swallow control of the first order modulator.

As shown in FIG. **8**(a), the output of the modulator divides the swallow counter by S for a given time and (S+1) for another given time, so that an average fractional value can be obtained. This process is same to periodic generation of a phase error due to the division operation such as the first order delta-sigma mode. If it is used intact, there occurs a high spur at the output of the VCO. However, the output of the third order delta-sigma in FIG. **8**(c) is added to an external program value of the swallow counter as shown in _{ref}. Thus, spur can be dispersed as the operation such as FIG. **8**(b) and an effect of noise shaping can be obtained. The frequency output of the fractional ratio obtained depending on control of the swallow counter can be demonstrated below:

Through the above equation, the driving circuit having the dual modulus prescaler, the swallow counter and the program counter is constituted and the fractional ratio N can be obtained by a software method. This allows data of delta-sigma to be made by a software programming and data is updated by synchronizing it to the swallow register at a clock of f_{ref}. Thus, the same result to the structure proposed by the present invention can be obtained. The proposed software control method can reduce the area of a chip and convert existing RF hardware to a software.

As an existing delta-sigma fractional type divider requires a multi-modulus dividing circuit, the divider is complicated and is difficult to design in order to control the dividing circuit using multi-bit. As mentioned above, however, the present invention modulates the values of the swallow counter by adding an external input value to the output value of the delta-sigma modulator. Therefore, the present invention can obtain an effect of a delta-sigma mode while having a wide-band frequency mixing capability. More particularly, the present invention has the following advantages while using an existing mash-type delta-sigma modulator.

First, the design can be simplified by simply applying multi-bit outputs of the modulator to the pulse swallow counter used in a integer type division mode.

Second, an existing pulse swallow counter can be used as the fractional type frequency synthesizer by controlling it in software, and

Third, the spur of an oscillator can be reduced by maximum using the multi-bit output range of the mash type delta-sigma while having an precise frequency resolution.

The present invention has been described with reference to a particular embodiment in connection with a particular application. Those having ordinary skill in the art and access to the teachings of the present invention will recognize additional modifications and applications within the scope thereof.

It is therefore intended by the appended claims to cover any and all such applications, modifications, and embodiments within the scope of the present invention.

Patent Citations

Cited Patent | Filing date | Publication date | Applicant | Title |
---|---|---|---|---|

US5079521 | Nov 21, 1990 | Jan 7, 1992 | Stc Plc | Fractional-n frequency synthesizer using delta-sigma modulator in divider control circuit |

US5446767 | Apr 20, 1993 | Aug 29, 1995 | Hitachi, Ltd. | Frequency synthesizer |

US5834987 * | Jul 30, 1997 | Nov 10, 1998 | Ercisson Inc. | Frequency synthesizer systems and methods for three-point modulation with a DC response |

US5903194 * | Aug 5, 1997 | May 11, 1999 | Rockwell Science Center, Inc. | Digital phase modulation of frequency synthesizer using modulated fractional division |

US6600378 * | Jan 18, 2002 | Jul 29, 2003 | Nokia Corporation | Fractional-N frequency synthesizer with sine wave generator |

US6703901 * | Sep 27, 2001 | Mar 9, 2004 | Koninklijke Philips Electronics N.V. | Frequency synthesizer and low-noise frequency synthesizing method |

Non-Patent Citations

Reference | ||
---|---|---|

1 | IEEE International Solid-State Circuits Conference, Digest of Technical Papers, 2000, 200-201. | |

2 | IEEE Journal of Solid-State Circuits, May 1993, 28(5), 553-559. |

Referenced by

Citing Patent | Filing date | Publication date | Applicant | Title |
---|---|---|---|---|

US7893736 * | Feb 13, 2009 | Feb 22, 2011 | Analog Devices, Inc. | Multiple input PLL with hitless switchover between non-integer related input frequencies |

US7924072 | Feb 13, 2009 | Apr 12, 2011 | Analog Devices, Inc. | Exact frequency translation using dual cascaded sigma-delta modulator controlled phase lock loops |

US7924966 | Sep 14, 2009 | Apr 12, 2011 | Analog Devices, Inc. | Symmetry corrected high frequency digital divider |

US8559587 * | Mar 21, 2012 | Oct 15, 2013 | Integrated Device Technology, Inc | Fractional-N dividers having divider modulation circuits therein with segmented accumulators |

Classifications

U.S. Classification | 377/48, 377/47 |

International Classification | H03L7/00, H03L7/197, H03K21/00, H03M7/00 |

Cooperative Classification | H03L7/1978, H03M7/3022 |

European Classification | H03M7/30B1S4A, H03L7/197D1A |

Legal Events

Date | Code | Event | Description |
---|---|---|---|

Jan 6, 2009 | CC | Certificate of correction | |

May 23, 2011 | FPAY | Fee payment | Year of fee payment: 8 |

Jul 31, 2015 | REMI | Maintenance fee reminder mailed |

Rotate