|Publication number||USRE40552 E1|
|Application number||US 10/032,431|
|Publication date||Oct 28, 2008|
|Filing date||Dec 21, 2001|
|Priority date||Apr 6, 1990|
|Publication number||032431, 10032431, US RE40552 E1, US RE40552E1, US-E1-RE40552, USRE40552 E1, USRE40552E1|
|Inventors||Richard C. Foss, Peter B. Gillingham, Robert Harland, Masami Mitsuhashi, Atsushi Wada|
|Original Assignee||Mosaid Technologies, Inc.|
|Export Citation||BiBTeX, EndNote, RefMan|
|Patent Citations (102), Non-Patent Citations (54), Classifications (5), Legal Events (4)|
|External Links: USPTO, USPTO Assignment, Espacenet|
This application is a continuation application of Reissue application Ser. No. 08/853,507, filed May 8, 1997, which is based on original U.S. Pat. No. 5,414,662, issued May 9, 1995, which was a continuation of Ser. No. 07/680,747, filed Apr. 5, 1991, now abandoned.
This invention relates to semiconductor dynamic random access memories (DRAMs) and in particular to apparatus and methods for controlling the sensing of bit lines.
A DRAM is generally formed of an array of bit storage capacitors which are accessed via word lines and bit lines, the word lines being located in rows and the bit lines being located in columns. The capacitors are coupled via access transistors to the bit lines upon being enabled by the word lines; each capacitor is thus associated with the intersection of a bit line and word line.
In high speed DRAMs, the bit lines are usually provided as a folded bit line (pairs of complementary bit lines), with a sense amplifier connected to both bit lines of a folded bit line. During a read operation the charge stored on a capacitor is dumped on one of the lines of the folded bit line, and the sense amplifier senses the resulting differential in potential between the two lines of a folded bit line, applying full logic voltage levels to the bit lines which both restore the charge on the storage capacitors and apply full logic levels to data buses to which the bit lines are coupled.
Bit lines typically have a capacitance of around 0.2-0.5 pF. During sensing, current being passed through the sense amplifier to provide full logic voltage levels on the bit lines is consumed in charging the capacitance of the bit lines. The bit line voltage differential must exceed a certain noise margin before the levels on the bit lines can be read to the databuses. Clearly the voltage differential on the lines of the bit lines must be above that certain level, which requires a substantial capacitor charging time, which in turn results in a slowed sensing interval.
A technique for attempting to deal with bit line capacitance is to insert an isolation device to isolate the sense nodes associated with the sense amplifier from the bit lines during the initial sensing period. In other words, a memory capacitor associated with one of the lines of the bit line is enabled to dump its charge on one bit line, following which both bit lines are completely isolated from the sense amplifier. Since the small amount of capacitance associated with the sense node retains some charge differential, subsequent enabling of the sense amplifier causes it to sense this differential, and to apply the full logic level to the sense nodes for application to the databus. Since the sense nodes are now completely isolated from the bit lines, the bit lines need not be charged up by the power supply associated with the sense amplifier, and the time for charging the bit line capacitances thus is substantially eliminated.
However since the capacitance associated with the sense nodes isolated from the bit lines is so small, only a fraction of the total charge differential is available for sensing. This is dangerous, in the sense that the differential can be marginal, and an erroneous bit sensed. In addition, operation of the isolators introduces an additional step in a memory access sequence, sacrificing memory speed.
It has also been found that the conductive tracks which carry the sense amplifier clock signals must supply considerable current in order to provide, for all sense amplifiers on the chip, full logic levels. That current must not only charge the bit lines and sense nodes, but also the databuses. The conductive tracks across the semiconductor integrated circuit contains resistance, and the heavy clock current passing down the tracks creates a voltage difference. This creates a significant differential in the speed of operation of sense amplifiers close to the sense amplifier clock drivers from those at the far ends of the tracks. Access of data from the memory must be slowed to accommodate the slowest sense amplifier.
One embodiment of the present invention uses an isolation device as in the prior art described above, but utilizes an imperfect isolation device which can be enabled over an interval and in addition provide a voltage drop. Preferably, the isolation device is a field effect transistor (FET) which has its source drain circuit in series between a sense node and an associated bit line. The gate of each FET is held at a voltage which maintains it imperfectly open, and changes to a level which allows each FET to conduct when the sense amplifier operates (e.g. its gate-source voltage is similar to the logic level supplied by the sense amplifier). The imperfect isolation referred to herein means that the source-drain of the FET is in a high resistance state, but allows some charge leakage through it.
Thus when the memory capacitor dumps its charge on the associated bit line, the charge leaks through the imperfect isolation device to the associated sense node of the sense amplifier. During a first part of the sense cycle the voltage on the gate of each isolating field effect transistor is changed to the logic level which is to be applied to the sense amplifier. Due to the leakage through the imperfect isolating device, charge from the memory capacitor leaks to the sense node.
During a subsequent portion of the sense interval, the sense amplifier is enabled. Due to the charge differential between its sense nodes, the sense amplifier applies full logic voltage level to the sense nodes, which is applied to the databuses. However due to the voltage drop across the isolating FET, there is significantly less current consumed in charging the bit line capacitance. As a result the sense nodes reach full logic levels considerably faster than in the prior art.
Some time after sensing is started, the gate source bias of the isolating FET is increased to allow bit lines to be charged to full logic levels (overcoming the threshold voltage drop in the FET). This allows bit line charging current to be distributed over time.
According to an embodiment of the present invention, a dynamic random access memory (DRAM) is comprised of a plurality of bit storage capacitors, a folded bit line for receiving charge stored on one of the capacitors, having bit line capacitance, a sense amplifier having a pair of sense nodes for sensing a voltage differential across the sense nodes, apparatus connected to the bit line and the sense nodes for imperfectly isolating the sense nodes from the bit line whereby current can leak therethrough, apparatus for enabling the sense amplifier and for disabling the isolating apparatus and thereby removing the isolation between the sense amplifier and the bit line, whereby current passing through the sense amplifier to the sense nodes is enabled to charge the bit line capacitance through the isolating apparatus to predetermined logic voltage level.
In accordance with another embodiment of the invention a dynamic random access memory (DRAM) is comprised of a plurality of bit lines and associated sense amplifiers, the bit lines being arrayed across an integrated circuit chip and the sense amplifiers being disposed in a row, a pair of low resistance power supply conductors extending in parallel with the row for carrying logic high level and logic low level voltages, sense amplifier enabling signal conductors extending across the chip accessible to the sense amplifiers, apparatus for coupling sense inputs of the sense amplifiers to the power supply conductors, and apparatus coupling the sense amplifier enabling signal conductors to the apparatus for coupling sense inputs, for enabling passage of current resulting from the logic high level and low level voltages to the sense amplifiers.
In accordance with another embodiment of the present invention a dynamic random access memory (DRAM) is comprised of a plurality of bit storage capacitors, a folded bit line for receiving charge stored on one of the capacitors having bit line capacitance, a sense amplifier having a pair of sense nodes for sensing a voltage differential across the sense nodes, the sense amplifier having respective sense enable and restore enable inputs for providing full high and full low logic levels respectively to the sense nodes, power supply apparatus for providing full high and full low logic level voltages, a pair of field effect transistors, one having its source-drain circuit connected between the restore enable input and the high logic level power supply voltage and the other having its source-drain circuit connected between the sense enable input and the power supply low-logic level power supply voltage, and apparatus for providing restore and sense signals to gates of the one and other field effect transistors respectively, whereby restore and sense current is supplied to the sense amplifier from the power supply apparatus rather than from the apparatus for providing restore and sense signals.
In accordance with a further embodiment of the invention, a method of sensing in a folded bit line type of dynamic random access memory (DRAM) having a bit storage capacitor for coupling to the bit line and a sensing amplifier having sense nodes, is comprised of the steps of imperfectly isolating the sense nodes of the sensing amplifier from the bit line using an imperfectly isolating apparatus, coupling the capacitor to the bit line thereby dumping its charge thereon, leaking the charge through the imperfect isolating apparatus to one of the sense nodes thereby causing a voltage differential across the sense nodes, sensing the differential by the sense amplifier, and applying full high and low logic levels respectively to the sense nodes, and, inhibiting isolation of the sense nodes from the bit line, whereby full logic levels are applied to the complementary bit lines.
In accordance with another embodiment of the present invention, in order to make substantially more equal the enabling time of the sense amplifiers closest to their clock driver and those farthest away, the enabling inputs to the sense amplifiers are connected through local pull down field effect transistors to local power supply tracks which have little resistance from one end to the other of the integrated circuit memory. The gates of these pull down transistors are connected to the sense amplifier clock conductive tracks since very little current is required by the gates of those transistors, and very little voltage drop thus occurs between the near and far ends of the integrated circuit. Accordingly enabling of the sense amplifiers is substantially speeded at locations remote from the near end sense amplifiers, and there is substantially reduced differential in enabling speed between the near and far end of the sense amplifiers.
In order to reduce the number of transistors required, groups of sense amplifiers may be coupled to the same pull down transistors.
A better understanding of the invention will be obtained by reference to the detailed description below, in conjunction with the following drawings, in which:
Turning first to
A sense amplifier 3 is connected to the bit lines also in a well known manner. The bit lines are coupled to databuses DB and /DB via FETs 4A and 4B.
The sense amplifier 3 is formed of a pair of N-channel transistors having their series connected source-drain circuits connected across the bit lines of the folded bit line, their junction being connected to an active low logic level source /φs, and a pair of P-channel FETs having their series connected source-drain circuits connected across bit lines BL and /BL, their junction being connected to an active high level source φR. The gates of the N and P-channel transistors connected to a first bit line are connected together and to the other bit line, and the gates of the transistors connected to the other transistor are connected together and to the first bit line.
In operation a transistor e.g. 2B is enabled from a word line, and the charge, representing a bit, stored on a capacitor e.g. 1B is dumped to the associated bit line /BL. This creates a voltage differential between bit lines BL and /BL which appears across sense nodes SA and SB. When the logic levels /φs and φR are applied to the sense amplifier 3, the voltage differential causes the circuit to latch, applying the full logic levels of /φs and φR to the bit lines. This restores the charge on the capacitor 1B to full logic level. Upon enabling of the transistors 4A and 4B by the signal /φyi, the resulting full logic level on the bit lines is applied to the databuses DB and /DB.
Associated with each bit line is an inherent capacitance 5A and 5B, which results from the length and breadth of the bit line track on the semiconductor and the substrate. Those capacitances 5A and 5B must be charged by the current from the power supply supplying the full logic levels /φs and φR. This takes a considerable period of time and current requirement.
Therefore isolators 6A and 6B have been used to isolate the bit line from the sensing nodes SA and SB associated with the sense amplifier. The isolators are devices which completely isolate the bit lines from the sense nodes.
As noted earlier, while the aforenoted device was successful in isolating the bit lines from the sense nodes, thus eliminating the requirement to charge the bit line capacitances 5A and 5B during the initial part of the sensing interval, the differential between sense nodes was sometimes uncertain and sometimes small, and was affected by noise, or even being below the noise level. Accordingly an incorrect bit value could be sensed.
In addition, since the isolator must be turned on and off, additional steps in the memory access sequence must be performed. Further, the isolator must be inhibited in order to restore the logic level to the memory capacitor and indeed, if an incorrect bit were read, the restored bit value would also be incorrect. Clearly both speed and reliability of the memory were sacrificed.
With reference to
Subsequently the sense amplifier 3 is enabled by applying high logic level φs and low logic level /φR, as described earlier. The sense amplifier is caused to apply the full logic levels φs and /φR to the sense nodes SA and SB, latching due to the differential thereacross. However due to the voltage drop between the sources and drains of transistors 8A and 8B, bit line capacitances 5A and 5B will only be charged up to a reduced voltage less than full logic level applied to the sense nodes. Since capacitances 5A and 5B are charged a reduced amount, the sensing interval is considerably reduced from the prior art; the sensing is faster because the sense node voltage differential develops faster for the same sense current budget. Data can be read out over the data bus by enabling column access transistors 4A and 4B, as soon as a sufficient potential exists across the sense nodes. Hence memory access time is improved by the isolation devices. While the restore charge on capacitors 1A and 1B is less than full logic level, they can be fully restored after column access.
After the peak current has occurred in the first stage of sensing the φIN level is brought back up to the boosted level Vpp to allow full restore of the bit lines. This causes a second peak in sensing current. Compared to prior art sensing current peaks are lower and are distributed over time.
It was noted earlier that P-channel transistors 9A and 9B could be used in place of transistors 8A and 8B, or in series therewith as shown in the figure. If P-channel transistors are used, their gates should initially be at a φIP level Vbb, and are raised to a level Vss during the initial part of sensing when a high impedance isolation device is required.
It had been noted earlier that resistive voltage drops in the conductive tracks in the semiconductor memory from the sense amplifier driver circuits to the far end of the array cause quick sensing at the near end of the array (close to the sense amplifier driver circuits) and slow (retarded) sensing at the far end of the array. Thus memory access must be delayed to accommodate the sensing of the slowest column.
According to another embodiment of the invention, rather than driving the logic /φs and φR input leads of the sense amplifiers directly from the sense amplifier drivers, local pull down FETs or pull up FETs are used. Indeed, these FETs may be shared among several sense amplifiers in adjacent columns.
As shown in
The ground and Vdd power tracks on an integrated circuit memory normally are of low resistance. Therefore the provision of those sources to the sense amplifiers is through short and low resistance conductors.
However since the /φR and φs logic signals driving the gates of transistors 12A and 12B require only a small amount of current, there will be a considerably reduced voltage drop in their conductive tracks from one end of the memory to the other. Thus the difference in operation time of the sense amplifiers between the near and far ends is considerably reduced, and can be considerably increased in speed over prior art DRAMs.
The result of the last-described embodiment is increased reliability, since leaky bit lines which have been deprogrammed will not affect sense line current in other bit lines, if local sense clock drivers are shared only among bit lines with the same redundancy address. No additional power supplies are required other than those normally on the chip.
The result of the above embodiments is increase in sensing speed and more uniformity of sensing speed across a large DRAM.
It should be noted that either of the embodiments can be used separately or in conjunction. For example, N-channel bit line isolation devices could be used in conjunction with local sensing amplifier enabling pull downs as described, to control peak Vdd current and Vss current respectively.
A person understanding this invention may now conceive of alternative structures and embodiments or variations of the above. All of those which fall within the scope of the claims appended hereto are considered to be part of the present invention.
|Cited Patent||Filing date||Publication date||Applicant||Title|
|US2255232||Aug 1, 1940||Sep 9, 1941||Recordgraph Corp||Support for sound record films|
|US4117353||Dec 23, 1976||Sep 26, 1978||General Electric Company||Controlled current sink|
|US4463440||Apr 15, 1981||Jul 31, 1984||Sharp Kabushiki Kaisha||System clock generator in integrated circuit|
|US4608670||Aug 2, 1984||Aug 26, 1986||Texas Instruments Incorporated||CMOS sense amplifier with N-channel sensing|
|US4638182||Jul 11, 1984||Jan 20, 1987||Texas Instruments Incorporated||High-level CMOS driver circuit|
|US4656613||Aug 29, 1984||Apr 7, 1987||Texas Instruments Incorporated||Semiconductor dynamic memory device with decoded active loads|
|US4663584||May 30, 1986||May 5, 1987||Kabushiki Kaisha Toshiba||Intermediate potential generation circuit|
|US4769784||Aug 19, 1986||Sep 6, 1988||Advanced Micro Devices, Inc.||Capacitor-plate bias generator for CMOS DRAM memories|
|US4780850||Nov 2, 1987||Oct 25, 1988||Mitsubishi Denki Kabushiki Kaisha||CMOS dynamic random access memory|
|US4791616||Jun 27, 1986||Dec 13, 1988||Fujitsu Limited||Semiconductor memory device|
|US4795985||Dec 23, 1987||Jan 3, 1989||Hewlett-Packard Company||Digital phase lock loop|
|US4803663||Mar 18, 1987||Feb 7, 1989||Mitsubishi Denki Kabushiki Kaisha||Semiconductor memory having divided bit lines and individual sense amplifiers|
|US4812735||Dec 28, 1987||Mar 14, 1989||Kabushiki Kaisha Toshiba||Intermediate potential generating circuit|
|US4833654||Jan 15, 1988||May 23, 1989||Mitsubishi Denki Kabushiki Kaisha||Method of and circuitry for generating staggered restore timing signals in block partitioned DRAM|
|US4839865||Nov 24, 1986||Jun 13, 1989||Hitachi, Ltd.||Selective application of voltages for testing storage cells in semiconductor memory arrangements|
|US4841180||Jul 17, 1987||Jun 20, 1989||Siemens Aktiengesellschaft||Integrable evaluating circuit|
|US4906914||Dec 16, 1988||Mar 6, 1990||Kabushiki Kaisha Toshiba||Intermediate potential generation circuit for generating a potential intermediate between a power source potential and ground potential|
|US4931992||Feb 9, 1989||Jun 5, 1990||Kabushiki Kaisha Toshiba||Semiconductor memory having barrier transistors connected between sense and restore circuits|
|US4941128||Apr 25, 1988||Jul 10, 1990||Hitachi, Ltd.||Semiconductor memory device having means for providing a precharge voltage equivalent to a prescribed selection voltage|
|US4943960||Apr 14, 1989||Jul 24, 1990||Mitsubishi Denki Kabushiki Kaisha||Self-refreshing of dynamic random access memory device and operating method therefor|
|US4951256||Oct 25, 1988||Aug 21, 1990||Mitsubishi Denki Kabushiki Kaisha||Apparatus and method for driving sense amplifier in dynamic random access memory|
|US4991142||Jul 20, 1989||Feb 5, 1991||Samsung Semiconductor Inc.||Dynamic random access memory with improved sensing and refreshing|
|US4994688||Mar 15, 1989||Feb 19, 1991||Hitachi Ltd.||Semiconductor device having a reference voltage generating circuit|
|US5010518||Oct 16, 1989||Apr 23, 1991||Kabushiki Kaisha Toshiba||Semiconductor memory device|
|US5010523 *||Mar 6, 1990||Apr 23, 1991||Matsushita Electric Industrial Co., Ltd.||Sensing circuit for a dynamic random access memory|
|US5016224||Sep 8, 1989||May 14, 1991||Kabushiki Kaisha Toshiba||Semiconductor memory device|
|US5020031||Dec 1, 1989||May 28, 1991||Mitsubishi Denki Kabushiki Kaisha||Dynamic semiconductor memory device having improved voltage read-out|
|US5022000||Sep 6, 1989||Jun 4, 1991||Hitachi, Ltd.||Semiconductor memory device|
|US5023465||Mar 26, 1990||Jun 11, 1991||Micron Technology, Inc.||High efficiency charge pump circuit|
|US5023841||Feb 21, 1989||Jun 11, 1991||International Business Machines Corporation||Double stage sense amplifier for random access memories|
|US5029128||Sep 25, 1989||Jul 2, 1991||Kabushiki Kaisha Toshiba||Semiconductor memory device with ferroelectric capacitor cells with a plate to which a mid-level voltage is applied|
|US5029136||Oct 16, 1989||Jul 2, 1991||Texas Instruments Incorporated||High-speed DRAM sense amp with high noise immunity|
|US5091885||May 15, 1990||Feb 25, 1992||Kabushiki Kaisha Toshiba||Dynamic type random-access memory having improved timing characteristics|
|US5101107||May 25, 1990||Mar 31, 1992||Oce Nederland B.V.||Corona charging device|
|US5101117||Feb 22, 1991||Mar 31, 1992||Mips Computer Systems||Variable delay line phase-locked loop circuit synchronization system|
|US5109394||Dec 24, 1990||Apr 28, 1992||Ncr Corporation||All digital phase locked loop|
|US5111063||Feb 5, 1990||May 5, 1992||Nec Corporation||Integrated clock driver circuit|
|US5127739||Feb 28, 1990||Jul 7, 1992||Texas Instruments Incorporated||CMOS sense amplifier with bit line isolation|
|US5148399||May 31, 1991||Sep 15, 1992||Oki Electric Industry Co., Ltd.||Sense amplifier circuitry selectively separable from bit lines for dynamic random access memory|
|US5177708||Oct 19, 1988||Jan 5, 1993||Mitsubishi Denki Kabushiki Kaisha||Dynamic random access memory and method for equalizing sense amplifier drive signal lines|
|US5189639||Oct 29, 1991||Feb 23, 1993||Mitsubishi Denki Kabushiki Kaisha||Semiconductor memory device having bit lines capable of partial operation|
|US5220206||Jul 28, 1992||Jun 15, 1993||Analog Devices, Inc.||Control apparatus with improved recovery from power reduction, and storage device therefor|
|US5247482 *||Jun 28, 1991||Sep 21, 1993||Samsung Electronics Co., Ltd.||Semiconductor memory device with high speed write operation|
|US5252867||Feb 28, 1992||Oct 12, 1993||Vlsi Technology, Inc.||Self-compensating digital delay semiconductor device with selectable output delays and method therefor|
|US5257232 *||Mar 5, 1992||Oct 26, 1993||International Business Machines Corporation||Sensing circuit for semiconductor memory with limited bitline voltage swing|
|US5272390||Sep 23, 1991||Dec 21, 1993||Digital Equipment Corporation||Method and apparatus for clock skew reduction through absolute delay regulation|
|US5274586||Oct 17, 1991||Dec 28, 1993||Mitsubishi Denki Kabushiki Kaisha||Semiconductor device having a capacitor dielectric film of multilayer structure and a method of controlling the same|
|US5280452||Jul 12, 1991||Jan 18, 1994||International Business Machines Corporation||Power saving semsing circuits for dynamic random access memory|
|US5295164||Dec 23, 1991||Mar 15, 1994||Apple Computer, Inc.||Apparatus for providing a system clock locked to an external clock over a wide range of frequencies|
|US5305259||May 31, 1989||Apr 19, 1994||Samsung Electronics Co. Ltd.||Power source voltage tracking circuit for stabilization of bit lines|
|US5317532||Mar 10, 1992||May 31, 1994||Kabushiki Kaisha Toshiba||Semiconductor memory device having voltage stress testing capability|
|US5369354||Aug 18, 1993||Nov 29, 1994||Mitsubishi Denki Kabushiki Kaisha||Intermediate voltage generating circuit having low output impedance|
|US5371764||Jun 26, 1992||Dec 6, 1994||International Business Machines Corporation||Method and apparatus for providing an uninterrupted clock signal in a data processing system|
|US5384735||Oct 4, 1993||Jan 24, 1995||Samsung Electronics Co., Ltd.||Data output buffer of a semiconductor memory device|
|US5396465||Nov 24, 1993||Mar 7, 1995||Samsung Electronics Co., Ltd.||Circuit for controlling isolation transistors in a semiconductor memory device|
|US5402378||Nov 6, 1992||Mar 28, 1995||Samsung Electronics Co., Ltd.||Circuit for generating a clock signal to separate bit lines in a semiconductor memory device|
|US5412615||Dec 14, 1993||May 2, 1995||Fujitsu Limited||Semiconductor integrated circuit device|
|US5414381||Jul 28, 1993||May 9, 1995||Cray Research, Inc.||Method of adjusting for clock skew|
|US5432823||Jan 7, 1994||Jul 11, 1995||Rambus, Inc.||Method and circuitry for minimizing clock-data skew in a bus system|
|US5436552||Sep 21, 1993||Jul 25, 1995||Mitsubishi Denki Kabushiki Kaisha||Clamping circuit for clamping a reference voltage at a predetermined level|
|US5444203||Oct 14, 1992||Aug 22, 1995||Asea Brown Boveri Ab||Safety switch for an industrial machine|
|US5444662 *||Jun 8, 1994||Aug 22, 1995||Oki Electric Industry Co., Ltd.||Dynamic random access memory with bit line equalizing means|
|US5459684||Feb 16, 1994||Oct 17, 1995||Hitachi, Ltd.||Dynamic RAM, dynamic RAM plate voltage setting method, and information processing system|
|US5463337||Nov 30, 1993||Oct 31, 1995||At&T Corp.||Delay locked loop based clock synthesizer using a dynamically adjustable number of delay elements therein|
|US5500824||Jan 18, 1995||Mar 19, 1996||Micron Technology, Inc.||Adjustable cell plate generator|
|US5532578||May 28, 1993||Jul 2, 1996||Samsung Electronics Co., Ltd.||Reference voltage generator utilizing CMOS transistor|
|US5534817||Aug 18, 1994||Jul 9, 1996||Texas Instruments Incorporated||Voltage generating circuit|
|US5602771||Dec 1, 1993||Feb 11, 1997||Hitachi, Ltd.||Semiconductor memory device and defect remedying method thereof|
|US5610543||Apr 4, 1995||Mar 11, 1997||Motorola Inc.||Delay locked loop for detecting the phase difference of two signals having different frequencies|
|US5610550||Jan 31, 1994||Mar 11, 1997||Mitsubishi Denki Kabushiki Kaisha||Intermediate potential generator stably providing an internal voltage precisely held at a predeterminded intermediate potential level with reduced current consumption|
|US5657481||Nov 15, 1996||Aug 12, 1997||Rambus, Inc.||Memory device with a phase locked loop circuitry|
|US5673219 *||Mar 21, 1996||Sep 30, 1997||Texas Instruments Incorporated||Apparatus and method for reducing leakage current in a dynamic random access memory|
|US5673232||Jun 6, 1995||Sep 30, 1997||Mitsubishi Denki Kabushiki Kaisha||Semiconductor memory device operating stably under low power supply voltage with low power consumption|
|US5703475||Jun 24, 1996||Dec 30, 1997||Samsung Electronics Co., Ltd.||Reference voltage generator with fast start-up and low stand-by power|
|US5717324||Dec 10, 1996||Feb 10, 1998||Mitsubishi Denki Kabushiki Kaisha||Intermediate potential generation circuit|
|US5734292||Aug 30, 1995||Mar 31, 1998||Kabushiki Kaisha Toshiba||Intermediate potential generation circuit|
|US5751639||Jan 19, 1996||May 12, 1998||Kabushiki Kaisha Toshiba||DRAM having a power supply voltage lowering circuit|
|US5757225||Jun 27, 1996||May 26, 1998||Mitsubishi Denki Kabushiki Kaisha||Voltage generation circuit that can stably generate intermediate potential independent of threshold voltage|
|US5771188||Feb 17, 1997||Jun 23, 1998||Micron Technology, Inc.||Adjustable cell plate generator|
|US5777501||Apr 29, 1996||Jul 7, 1998||Mosaid Technologies Incorporated||Digital delay line for a reduced jitter digital delay lock loop|
|US5805508||Jan 8, 1997||Sep 8, 1998||Mitsubishi Denki Kabushiki Kaisha||Semiconductor memory device with reduced leak current|
|US5812832||Jan 29, 1993||Sep 22, 1998||Advanced Micro Devices, Inc.||Digital clock waveform generator and method for generating a clock signal|
|US5815446||Dec 10, 1996||Sep 29, 1998||Mitsubishi Denki Kabushiki Kaisha||Potential generation circuit|
|US5841691||Nov 26, 1997||Nov 24, 1998||Micron Technology, Inc.||Adjustable cell plate generator|
|US5847597||Nov 25, 1996||Dec 8, 1998||Mitsubishi Denki Kabushiki Kaisha||Potential detecting circuit for determining whether a detected potential has reached a prescribed level, and a semiconductor integrated circuit including the same|
|US5856939 *||Apr 22, 1997||Jan 5, 1999||Micron Technology, Inc.||Low voltage dynamic memory|
|US5856951||May 29, 1997||Jan 5, 1999||Mitsubishi Denki Kabushiki Kaisha||Semiconductor memory device with an improved hierarchical power supply line configuration|
|US5880624||Jul 7, 1995||Mar 9, 1999||Kabushiki Kaisha Toshiba||Constant potential generating circuit and semiconductor device using same|
|US5936898 *||Apr 2, 1998||Aug 10, 1999||Vanguard International Semiconductor Corporation||Bit-line voltage limiting isolation circuit|
|US5959927||Oct 17, 1997||Sep 28, 1999||Mitsubishi Denki Kabushiki Kaisha||Semiconductor integrated circuit device having hierarchical power source arrangement|
|US5991226||Dec 22, 1997||Nov 23, 1999||Mosaid Technologies Incorporated||Address counter cell|
|US6021063||Jan 13, 1997||Feb 1, 2000||Vanguard International Semiconductor Corporation||Method and structure for improving data retention in a DRAM|
|US6067592||Jul 21, 1999||May 23, 2000||Rambus Inc.||System having a synchronous memory device|
|US6087868||Apr 29, 1998||Jul 11, 2000||Mosaid Technologies Incorporated||Digital delay locked loop|
|US6151242||Jun 30, 1999||Nov 21, 2000||Kabushiki Kaisha Toshiba||Semiconductor memory device|
|US6314052||Jan 16, 2001||Nov 6, 2001||Mosaid Technologies Incorporated||Delayed locked loop implementation in a synchronous dynamic random access memory|
|US6327318||Jun 30, 1998||Dec 4, 2001||Mosaid Technologies Incorporated||Process, voltage, temperature independent switched delay compensation scheme|
|US6510503||Oct 30, 1998||Jan 21, 2003||Mosaid Technologies Incorporated||High bandwidth memory interface|
|US6657918||Oct 23, 2002||Dec 2, 2003||Mosaid Technologies Incorporated||Delayed locked loop implementation in a synchronous dynamic random access memory|
|EP0254980A1 *||Jul 16, 1987||Feb 3, 1988||Siemens Aktiengesellschaft||Integrated sense amplifier circuit|
|EP0254980B1||Jul 16, 1987||Sep 25, 1991||Siemens Aktiengesellschaft||Integrated sense amplifier circuit|
|JPS62150590A||Title not available|
|1||"Mostek MK4116 16k DRAM," Dec. 1976, 6 pages.|
|2||[Infineon's] Answer and Counterclaims to Second Amended Complaint, filed May 4, 2006, Mosaid Technologies, Inc. v. Infineon North America Corp., et al. Civil Action No. 05-00120 (E. D. TX).|
|3||[Mosaid's] First Amended Complaint for Patent Infringement and Jury Demand, filed Mar. 30, 2006, Mosaid Technologies, Inc. v. Infineon North America Corp., et al., Civil Action No. 05-00120 (E. D. TX).|
|4||[Mosaid's] Second Amended Complaint for Patent Infringement, filed Apr. 20, 2006, Mosaid Technologies, Inc. v. Infineon North America Corp., et al, Civil Action No. 05-00120 (E. D. TX).|
|5||1992 Xerox Presentation re. use of on-chip DLL.|
|6||Adler, E., "The Evolution of IBM CMOS DRAM Technology," IBM J. Res. Develop., vol. 39 No. 1/2, Jan./Mar. 1995, p. 169.|
|7||Anceau, "A Synchoronous Approach for Clocking VLSI Systems," IEEE journal of Solid-State Circuits, vol. SC-17, No. 1 (Feb. 1982).|
|8||Chen, "Designing On-Chip Clock Generators," Circuits and Devices, Jul. 1992, pp. 32-36.|
|9||Chou, Shizuo, et al., "A 60-ns 16M-bit DRAM With a Minimized Sensing Delay Caused by Bit-Line Stray Capacitance," IEEE Journal of Soild State Circuits , vol. 24, No. 5, Oct. 1989, pp. 1176-1178.|
|10||Defendant's [Infineous'] Answer and Counterclaims, filed Jun. 15, 2005, Mosaid Technologies, Inc. v. Infineon North America Corp., et al, Civil Action No. 05-00120 (E. D. TX).|
|11||Deposition of Thomas Vogelsang, dated Jun. 4, 2004.|
|12||Foss, R.C., et al., "Application of a High-Voltage Pumped Supply for Low-Power DRAM," IEEE 1992 Symposium on VLSI Circuits of Technical Papers, pp. 106-107.|
|13||Fujii, Syuso, et al., "A 45-ns 16-Mbit DRAM with Triple-Well Structure," IEEE Journal of Solid-State Circuits, vol. 24, No. 5, Oct. 1989, pp. 1170-1174.|
|14||Gasbarro, "Testing High Speed DRAMS," International Test Conference, Oct. 1994, p. 361.|
|15||Gasbarro, et al., "Techniques for Characterizing DRAMS With a 500 MHz Interface," International Test Conference, Oct. 1994, pp. 516-525.|
|16||Gillingham, Peter, et al., "High-Speed, High-Reliability Circuit Design for Megabit DRAM," IEEE Journal of Solid-State Circuits, vol. 26, No. 8, Aug, 1991, pp. 1171-1175.|
|17||Horowitz, M., et al., "PLL Design for a 500 MB/s Interface," ISSCC Digest of Technical Papers (Feb. 1993).|
|18||Horowitz, Mark, "Clocking Strategies in High Performance Processors," 1992 Symposium on VLSI Circuits Digest of Technical Papers, pp. 50-53.|
|19||Infineon's Amended Preliminary Invalidity Contentions Pursiunt to Local Patent Rule 3.3, served Feb. 7, 2006, Mosaid Technologies, Inc. v. Infineon North America Corp., et al, Civil Action No. 05-00120 (E. D. TX).|
|20||Infineon's Preliminary Invalidity Contentions Pursuant to Local Patent Rule 3-3, filed Jan. 31, 2006, Mosaid Technologies, Inc. v. Infineon North America Corp., et al, Civil Action No. 05-00120 (E. D. TX).|
|21||Johnson, et al., "A Variable Delay Line PLL for CPU-Coprocessor Synchronization," IEEE Journal of Solid-State Circuits, vol. 23, No. 5, Oct., 1988, pp. 1218-1223.|
|22||Kim, S., et al., "A Pseudo-Synchronous Skew-Insensitive I/O Scheme for High Bandwidth Memories," 1994 Symposium on VLSI Circuits Digest of Technical Papers, pp. 41-42.|
|23||McAdams, Hugh, et al. "A 1-Mbit CMOS Dynamic RAM with Design-For Test Functions," IEEE Journal of Solid-State Circuits, vol. SC-21, No. 5 (Oct. 1986).|
|24||Menasce, V., et al., "A Fully Digital Phase Locked Loop," Canadian Conference on VLSI, Oct. 1990, pp. 9.4.1-9.4.8.|
|25||Micron's Complaint for Declaratory Judgment, filed Jul. 24, 2006, Micron Technologies, Inc. v. Mosaid Technologies, Incorporated, Civil Action No. 06-04496 (N.D.CA).|
|26||Mosaid Design, "An Analysis of the Hitachi HM511000 1Mx1 CMOS DRAMs," Mar. 1988, 4 pages.|
|27||Mosaid Technologies Incorporated Report, "A Design Analysis of the MCM664," Aug. 1980, 7 pages.|
|28||Mosaid Technologies Incorporated Report, "A Design Analysis of the TMS4164," Mar. 1980, 8 pages.|
|29||Mosaid Technologies Incorporated Report, "An Analysis of the Fujitsu MB8264 64K DRAM," Jun. 1982, 7 pages.|
|30||Mosaid Technologies Incorporated Report, "An Analysis of the Hitachi HM511000/HM5110001/HM510002 1mx1 CMOS DRAMs," Mar. 1988, 13 pages.|
|31||Mosaid Technologies Incorporated Report, "An Analysis of the Intel i2164 64k DRAM," Sep. 1981, 7 pages.|
|32||Mosaid Technologies Incorporated Report, "An Analysis of the Intel i51C256 256kx1 CMOS DRAM," Jan. 1986, 14 pages.|
|33||Mosaid Technologies Incorporated Report, "An Analysis of the Mitsubishi M5K4164 64K DRAM," Jul. 1981, 9 pages.|
|34||Mosaid Technologies Incorporated Report, "Bell Labs 64k Dynamic RAM," Mar. 1983, 5 pages.|
|35||Mosaid Technologies Incorporated Report, "Oki MSM3764AS 64k DRAM," Oct. 1983, 10 pages.|
|36||Mosaid Technologies Incorporated Report, An Analysis of the Intel i2118 16k DRAM, Oct. 1980, 4 pages.|
|37||Mosaid Technologies Incorporated Report, An Analysis of the NEC muPD41256 256k DRAM, Mar. 1986, 5 pages.|
|38||Mosaid, Inc., "An Analysis of the TMS4C1024 1Mx1 CMOS DRAM," Jun. 1988, 8 pages.|
|39||Mosaid's Complaint for Patent Infringement and Jury Demand, filed Apr. 6, 2005, Mosaid Technologies, Inc. v. Infineon North America Corp., et al, Civil Action No. 05-00120 (E. D. TX).|
|40||Mosaid's Reply to Infineon's Counterclaims, filed Jun. 29, 2005, Mosaid Technologies, Inc. v. Infineon North America Corp., et al, Civil Action No. 05-00120 (E. D. TX).|
|41||Neal, Joseph, et al., "A 1Mb CMOS DRAM with Design-for-Test Functions," International Solid-Circuits Conference, pp. 264-265 and 367 (Feb. 21, 1986).|
|42||NEC, PLL Enable Mode, JC-42.3 (Sep. 14, 1994) (FIN 023321-023377).|
|43||Order Granting Mosaid's Motion to Dismiss for Lack of Subject Matter Jurisdiction, entered Oct. 23, 2006, Micron Technology, Inc. v. Mosaid Technologies, Incorporated, Civil Action No. 06-04496 (N.D.CA).|
|44||Patent Application for Delay Locked Loop (DLL) Implementation in a Synchronous Dynamic Random Access Memory, Sep. 29, 1994 (MTI0000118755-118768).|
|45||Przybylski, Steven, New DRAM Technologies, A Comprehensive Analysis of the New Architectures, MicroDesign Resources, Sebastopol, CA, (1994).|
|46||Rainer, Kraus, "A Sense-Signal Doubling Circuit for DRAMs," International Solid-Circuits Conference, pp. 16-17 and 318 (Feb. 25, 1987).|
|47||Rambus document RM 2744932-33, details Rambus making certain technical information publicly available on the internet in Nov. 1993.|
|48||Rambus Product Catalog, by Rambus, Inc., 1993.|
|49||RDRAM Reference Manual, by Rambus, Inc., 1993.|
|50||Schanke, Morten, "Proposal for Clock Distribution in SCI," May 5, 1989.|
|51||Semiconductor Insights, Inc. Report, "An Analysis of the Toshiba TC514100 4Mx1 CMOS DRAM," Dec. 1990, 23 pages.|
|52||Sidiropoulos, Stefanos, et al., "A CMOS 500 Mbps/pin synchronous point to point link interference," 1994 Symposium on VLSI Circuits, Digest of Technical Papers, pp. 43-44.|
|53||Wagner, Kenneth, et al., "Testable Programmable Digital Clock Pulse Control Elements," International Test Conference 1993, pp. 902-909.|
|54||Waizman, Alex, "A Delay Line Loop for Frequency Synthesis of De-Skewed Clock," 1994 IEEE Solid State Circuits Conference, pp. 298-299.|
|U.S. Classification||365/203, 365/149, 365/208|
|Jul 15, 2008||AS||Assignment|
Owner name: MOSAID TECHNOLOGIES INCORPORATED, CANADA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:GILLINGHAM, PETER, MR.;REEL/FRAME:021240/0085
Effective date: 20080618
|Feb 10, 2009||CC||Certificate of correction|
|Apr 15, 2009||AS||Assignment|
Owner name: MOSAID TECHNOLOGIES INCORPORATED, CANADA
Free format text: CHANGE OF ADDRESS OF ASSIGNEE;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:022542/0876
Effective date: 20090209
Owner name: MOSAID TECHNOLOGIES INCORPORATED,CANADA
Free format text: CHANGE OF ADDRESS OF ASSIGNEE;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:022542/0876
Effective date: 20090209
|Apr 26, 2010||AS||Assignment|
Owner name: MOSAID TECHNOLOGIES INCORPORATED,CANADA
Free format text: CHANGE OF REGISTERED OFFICE ADDRESS;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:024278/0942
Effective date: 20090209
Owner name: MOSAID TECHNOLOGIES INCORPORATED,CANADA
Free format text: ARTICLES OF AMALGAMATION;ASSIGNORS:MOSAID TECHNOLOGIES INCORPORATED;MOSAID SYSTEMS INC.;MOSAID INC.;REEL/FRAME:024278/0842
Effective date: 19910429
Owner name: MOSAID INC.,CANADA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNORS:FOSS, RICHARD C;GILLINGHAM, PETER B.;HARLAND, ROBERT;ANDOTHERS;SIGNING DATES FROM 19910326 TO 19910510;REEL/FRAME:024278/0834
Owner name: MOSAID TECHNOLOGIES INCORPORATED,CANADA
Free format text: CHANGE-CORRECTION OF NAME AND ADDRESS;ASSIGNOR:MOSAID TECHNOLOGIES INCORPORATED;REEL/FRAME:024278/0909
Effective date: 20100426