Search Images Maps Play YouTube News Gmail Drive More »
Sign in
Screen reader users: click this link for accessible mode. Accessible mode has the same essential features but works better with your reader.

Patents

  1. Advanced Patent Search
Publication numberUSRE41039 E1
Publication typeGrant
Application numberUS 10/974,046
Publication dateDec 15, 2009
Filing dateOct 26, 2004
Priority dateJan 13, 2000
Fee statusPaid
Also published asUS6262895, US6473308, US20010015487
Publication number10974046, 974046, US RE41039 E1, US RE41039E1, US-E1-RE41039, USRE41039 E1, USRE41039E1
InventorsJohn A. Forthun
Original AssigneeEntorian Technologies, Lp
Export CitationBiBTeX, EndNote, RefMan
External Links: USPTO, USPTO Assignment, Espacenet
Stackable chip package with flex carrier
US RE41039 E1
Abstract
A stackable integrated circuit chip package comprising a flex circuit. The flex circuit itself comprises a flexible substrate having opposed, generally planar top and bottom surfaces. Disposed on the top surface is a first conductive pad array, while disposed on the bottom surface is a second conductive pad array and third and fourth conductive pad arrays which are positioned on opposite sides of the second conductive pad array and electrically connected thereto. The chip package further comprises an integrated circuit chip which is electrically connected to the first and second conductive pad arrays, and hence to the third and fourth conductive pad arrays. The substrate is wrapped about at least a portion of the integrated circuit chip such that the third and fourth conductive pad arrays collectively define a fifth conductive pad array which is electrically connectable to another stackable integrated circuit chip package.
Images(4)
Previous page
Next page
Claims(8)
1. A stackable integrated circuit chip package, comprising:
a flex circuit including a flexible substrate and a conductive pattern formed thereon, the flexible substrate having a central portion and an opposed end portions, the conductive pattern starting from the central portion and terminating at the opposed end portions; and
an integrated circuit chip electrically connected to the conductive pattern at the central portion;
the flex circuit being wrapped about at least a portion of the integrated circuit chip such that the conductive pattern is electrically connectable to at least one other stackable integrated circuit chip package.
2. A method of assembling a stackable integrated circuit chip package, comprising the steps of:
(a) providing a flex circuit including a flexible substrate having a conductive pattern formed thereon, the flexible substrate defining a central portion and an opposed end portions, the conductive pattern starting from the central portion and terminating at the opposed end portions;
(b) electrically connecting an integrated circuit chip to the conductive pattern at the central portion of the flexible substrate;
(c) wrapping at least one end portion about the integrated circuit chip such that the conductive pattern is electrically connectable to at least one other stackable integrated circuit chip package; and
(d) securing the integrated circuit chip and the flex circuit to each other.
3. The method of claim 2 wherein step (c) comprises:
(1) soldering the integrated circuit chip to the conductive pattern; and
(2) adhesively affixing portions of the substrate of the flex circuit to the integrated circuit chip.
4. The method of claim 2 further comprising the step of:
(d) electrically connecting the conductive pattern to another stackable integrated circuit chip package.
5. A stackable integrated circuit chip package, comprising: a flex circuit including a flexible substrate and a conductive pattern formed thereon, the flexible substrate having a central portion and opposed end portions, the conductive pattern being electrically connected to first and second conductive pad arrays disposed on the central portion on opposite surfaces of the flex substrate and to a third conductive pad array disposed on one of the opposed end portions; and an integrated circuit chip electrically connected to the conductive pattern at the central portion and the first conductive pad array, the flex circuit being wrapped about at least a portion of the integrated circuit chip to expose the third conductive pad array.
6. A method of assembling a stackable integrated circuit chip package, comprising the steps of: (a) providing a flex circuit including a flexible substrate and a conductive pattern formed thereon, the flexible substrate having a central portion and opposed end portions, the conductive pattern being electrically connected to first and second conductive pad arrays disposed on the central portion on opposite surfaces of the flex substrate and to a third conductive pad array disposed on one of the opposed end portions; (b) electrically connecting an integrated circuit chip to the conductive pattern at the central portion and the first conductive pad array; (c) wrapping the flex circuit about at least a portion of the integrated circuit chip to expose the third conductive pad array; and (d) securing the integrated circuit chip and the flex circuit to each other.
7. A stackable integrated circuit chip package, comprising: a flex circuit including a flexible substrate and a conductive pattern formed thereon, the flexible substrate having a central portion and opposed end portions, the conductive pattern being electrically connected to a central portion conductive pad array disposed on the central portion of the flex substrate and to plural conductive pads disposed on one of the opposed end portions; mad an integrated circuit chip electrically connected to the conductive pattern at the central portion conductive pad array; the flex circuit being wrapped about at least a portion of the integrated circuit chip such that the plural conductive pads disposed on one of the opposed end portions are exposed; and the plural conductive pads disposed on one of the opposed end portions defining an end portion conductive pad array that is electrically connectable to the contacts of another integrated circuit chip.
8. A method of assembling a stackable integrated circuit chip package, comprising the steps of: (a) providing a flex circuit including a flexible substrate and a conductive pattern formed thereon, the flexible substrate having a central portion and opposed end portions, the conductive pattern being electrically connected to a central portion conductive pad array disposed on the central portion of the flux substrate and to plural conductive pads disposed on one of the opposed end portions; (b) electrically connecting an integrated circuit chip to the conductive pattern at the central portion conductive pad array; (c) wrapping the flex circuit about the integrated circuit chip such that the plural conductive pads disposed on one of the opposed end portions are exposed and define an end portion conductive pad array that is electrically connectable to the contacts of another integrated circuit chip; and (d) securing the integrated circuit chip and the flex circuit to each other.
Description
CROSS-REFERENCE TO RELATED APPLICATIONS

The present Application is a continuation of U.S. application Ser. No. 09/482,294 entitled STACKABLE CHIP PACKAGE WITH FLEX CARRIER filed Jan. 13, 2000 now U.S. Pat. No. 6,262,895.

STATEMENT RE: FEDERALLY SPONSORED RESEARCH/DEVELOPMENT

(Not Applicable)

BACKGROUND OF THE INVENTION

The present invention relates generally to chip stacks, and more particularly to a stackable integrated circuit chip package including a flex circuit which allows multiple chip packages to be quickly, easily and inexpensively assembled into a chip stack having a minimal profile.

Multiple techniques are currently employed in the prior art to increase memory capacity on a printed circuit board. Such techniques include the use of larger memory chips, if available, and increasing the size of the circuit board for purposes of allowing the same to accommodate more memory devices or chips. In another technique, vertical plug-in boards are used to increase the height of the circuit board to allow the same to accommodate additional memory devices or chips.

Perhaps one of the most commonly used techniques to increase memory capacity is the stacking of memory devices into a vertical chip stack, sometimes referred to as 3D packaging or Z-Stacking. In the Z-Stacking process, from two (2) to as many as eight (8) memory devices or other integrated circuit (IC) chips are interconnected in a single component (i.e., chip stack) which is mountable to the ďfootprintĒ typically used for a single package device such as a packaged chip. The Z-Stacking process has been found to be volumetrically efficient, with packaged chips in TSOP (thin small outline package) or LCC (leadless chip carrier) form generally being considered to be the easiest to use in relation thereto. Though bare dies or chips may also be used in the Z-Stacking process, such use tends to make the stacking process more complex and not well suited to automation.

In the Z-Stacking process, the IC chips or packaged chips must, in addition to being formed into a stack, be electrically interconnected to each other in a desired manner. There is known in the prior art various different arrangements and techniques for electrically interconnecting the IC chips or packaged chips within a stack. Examples of such arrangements and techniques are disclosed in Applicant's U.S. Pat. Nos. 4,956,694 entitled INTEGRATED CIRCUIT CHIP STACKING issued Sep. 11, 1990, 5,612,570 entitled CHIP STACK AND METHOD OF MAKING SAME issued Mar. 18, 1997, and 5,869,353 entitled MODULAR PANEL STACKING PROCESS issued Feb. 9, 1999.

The various arrangements and techniques described in these issued patents and other currently pending patent applications of Applicant have been found to provide chip stacks which are relatively easy and inexpensive to manufacture, and are well suited for use in a multitude of differing applications. The present invention provides yet a further alternative arrangement and technique for forming a chip stack which involves the use of stackable integrated circuit chip packages including flex circuits. The inclusion of the flex circuits in the chip packages of the present invention provides numerous advantages in the assembly of the chip stack, including significantly greater ease in achieving and maintaining the alignment between the chip packages within the stack. Additionally, the use of the flex circuits allows for the assembly of the chip packages into a chip stack which has a minimal profile.

BRIEF SUMMARY OF THE INVENTION

In accordance with the present invention, there is provided a stackable integrated circuit chip package. The chip package comprises a flex circuit which itself comprises a flexible substrate having opposed, generally planar top and bottom surfaces. The substrate is preferably fabricated from a polyamide which has a thickness of several mils or less, and may have a thickness down to about 1 mil. The substrate preferably has a generally rectangular configuration defining a pair of longitudinal peripheral edge segments and a pair of lateral peripheral edge segments. Disposed on the top surface of the substrate is a first conductive pad array, while disposed on the bottom surface is a second conductive pad array. The first and second conductive pad arrays extend between the longitudinal peripheral edge segments in spaced relation to the lateral peripheral edge segments. Also disposed on the bottom surface of the substrate on opposite sides of the second conductive pad array are third and fourth conductive pad arrays which extend between the longitudinal peripheral edge segments along respective ones of the lateral peripheral edge segments. The third and fourth conductive pad arrays are each electrically connected to the second conductive pad array.

In the chip package of the present invention, the first conductive pad array preferably comprises a first set of pads, with the second conductive pad array preferably comprising a second set of pads which are arranged in an identical pattern to the first set of pads such that the pads of the first set are aligned (i.e., in registry with) respective ones of the pads of the second set. Similarly, the third conductive pad array comprises a third set of pads, with the fourth conductive pad array comprising a fourth set of pads. The third and fourth sets of pads are preferably arranged on the bottom surface of the substrate in patterns which are mirror images to each other. The pads of the third and fourth sets are electrically connected to respective ones of the pads of the second set through the use of conductive tracings.

The pads of the first through fourth sets and conductive tracings are preferably fabricated from very thin copper having a thickness in the range of from about 5 microns to about 25 microns through the use of conventional etching techniques. Advantageously, the use of the thin copper for the pads and conductive tracings allows for etching line widths and spacings down to a pitch of about 4 mils which substantially increases the routing density. The pads and tracings collectively define a conductive pattern of the flex circuit. Extending through the substrate between respective pairs of the pads of the first and second sets are a plurality of cross-slits, the use of which will be described in more detail below.

In addition to the flex circuit, the chip package of the present invention comprises an integrated circuit chip which is electrically connected to the first and second conductive pad arrays, and hence to the third and fourth conductive pad arrays by virtue of their electrical connection to the second conductive pad array via the conductive tracings. The integrated circuit chip preferably comprises a flip chip device or a fine pitch BGA (ball grid array) device having a body which is of a generally rectangular configuration defining opposed, generally planar top and bottom surfaces, a pair of longitudinal sides, and a pair of lateral sides. Protruding from the bottom surface of the body are a plurality of generally semi-spherically shaped conductive contacts which are preferably arranged in an identical pattern to the first and second sets of pads. In the present chip package, the electrical connection of the integrated circuit chip to the first and second conductive pad arrays is facilitated by the insertion of the conductive contacts into the cross-slits of respective ones of the pads of the first set, and advancement therethrough to protrude from respective ones of the pads of the second set and hence the bottom surface of the substrate.

In the chip package of the present invention, the substrate is wrapped about at least a portion of the integrated circuit chip such that the third and fourth conductive pad arrays collectively define a fifth conductive pad array which is electrically connectable to another stackable integrated circuit chip package. The fifth conductive pad array comprises the third and fourth sets of pads which, when the substrate is wrapped about the integrated circuit chip, are arranged in an identical pattern to the first and second sets of pads. The substrate is wrapped about the longitudinal sides of the body such that the fifth conductive pad array extends over the top surface of the body and the third and fourth sets of pads making up the fifth conductive pad array are in substantial alignment or registry with respective pairs of the first and second sets of pads.

The substrate is preferably sized relative to the integrated circuit chip such that the lateral peripheral edge segments of the substrate extend along the top surface of the body in generally parallel relation to each other and are separated by a narrow gap, with the lateral sides of the body being substantially flush with respective ones of the longitudinal peripheral edge segments of the substrate. As such, the integrate circuit chip is positioned upon the central portion of the substrate (which includes the first and second conductive pad arrays thereon), with the opposed end portions of the substrate (which include the third and fourth conductive pad arrays thereon) being wrapped about the integrated circuit chip so as to cover the top surface of the body thereof. These end portions of the substrate are preferably attached to the top surface of the body through the use of an adhesive. Additionally, the chip package may be provided with a pair of heat sinks which are attached to respective ones of the lateral sides of the body of the integrated circuit chip.

In addition to the end portions of the substrate being adhesively secured to the top surface of the body of the integrated circuit chip, the conductive contacts of the integrated circuit chip are preferably soldered to respective ones of the pads of the second set. In this respect, each of the conductive contacts may be pre-coated with solder paste or flux prior to the placement of the integrated circuit chip upon the first conductive pad array, with the application of heat to the chip package subsequent to the flex circuit being wrapped about the integrated circuit chip effectuating the soldering of the conductive contacts to the second set of pads, and hence the conductive pattern of the flex circuit.

Advantageously, those portions of the conductive contacts protruding from the pads of the second set and hence the bottom surface of the substrate may be electrically connected to respective ones of the conductive pads of a printed circuit board, or to respective ones of the third and fourth sets of pads of the fifth conductive pad array of another identically configured stackable integrated circuit chip package. In this respect, multiple chip packages of the present invention may be stacked upon one another, with solder paste or flux being pre-applied to the third and fourth sets of pads of the fifth conductive pad array prior to the stacking of another chip package thereupon such that the subsequent application of heat to the stack facilitates the desired electrical connection of the chip packages to each other. The engagement between the exposed portions of the conductive contacts and the third and fourth sets of pads of the fifth conductive pad array performs a self-aligning function during the soldering process, thus simply requiring that the longitudinal and lateral edges of the chip packages in the stack be aligned with each other prior to the application of heat thereto.

Those of ordinary skill in the art will recognize that the flex circuit need not necessarily be provided with the first conductive pad array in that the conductive contacts of the integrated circuit chip may be advanced through the cross-slits within the substrate and electrically mounted via soldering to only the pads of the second set forming the second conductive pad array. Additionally, the flex circuit may be adapted to be usable in conjunction with a bare die device by eliminating the cross-slits and electrically connecting the pads of the first set forming the first conductive pad array to respective ones of the pads of the second set forming the second pad array through the use of vias.

BRIEF DESCRIPTION OF THE DRAWINGS

These, as well as other features of the present invention, will become more apparent upon reference to the drawings wherein:

FIG. 1 is a top perspective view of the stackable integrated circuit chip package constructed in accordance with the present invention;

FIG. 2 is a top perspective view of the flex circuit and integrated circuit chip components of the chip package shown in FIG. 1;

FIG. 3 is a side-elevational view of the integrated circuit chip shown in FIG. 2;

FIG. 4 is a top perspective view of the bottom surface of the flex circuit of the present chip package, the top surface thereof being perspectively shown in FIG. 2;

FIG. 5 is an enlarged view of one of the conductive pads of the flex circuit;

FIG. 6 is a partial perspective view of the present chip package, illustrating the manner in which the integrated circuit chip thereof is electrically connected to the conductive pattern of the flex circuit;

FIG. 7 is a top perspective view illustrating an initial step in the sequence of assembling the present chip package;

FIG. 8 is a perspective view illustrating one of the steps in the sequence of assembling the present chip package;

FIG. 9 is a top perspective view of a chip stack including multiple chip packages of the present invention; and

FIG. 10 is a top perspective view of a chip stack similar to that shown in FIG. 9 with the further inclusion of heat sinks on each of the chip packages.

DETAILED DESCRIPTION OF THE INVENTION

Referring now to the drawings wherein the showings are for purposes of illustrating a preferred embodiment of the present invention only, and not for purposes of limiting the same, FIG. 1 perspectively illustrates a stackable integrated circuit chip package 10 constructed in accordance with the present invention. Referring now to FIGS. 2 and 4, the chip package 10 comprises a flex circuit 12 which itself comprises a flexible substrate 14 having a generally planar top surface 16 and a generally planar bottom surface 18. The substrate 14 preferably has a generally rectangular configuration defining a pair of longitudinal peripheral edge segments 20 and a pair of lateral peripheral edge segments 22. The substrate 14 is preferably fabricated from a polyamide which has a thickness of several mils or less, and may have a thickness down to about 1 mil.

Disposed on the top surface 16 of the substrate 14 is a first conductive pad array 24, while disposed on the bottom surface 18 is a second conductive pad array 26. The first and second conductive pad arrays 24, 26 are located upon a central portion 28 of the substrate 14 and extend between the longitudinal peripheral edge segments 20 in spaced relation to the lateral peripheral edge segments 22. 20 Also disposed on the bottom surface 18 of the substrate 14 on opposite sides of the second conductive pad array 26 is a third conductive pad array 30 and a fourth conductive pad array 32. The third and fourth conductive pad arrays 30, 32 are located upon respective ones of an opposed pair of end portions 34 of the substrate 14 and extend between the longitudinal peripheral edge segments 20 along respective ones of the lateral peripheral edge segments 22. The third and fourth conductive pad arrays 30, 32 are each electrically connected to the second conductive pad array 26 in a manner which will be described in more detail below.

In the chip package 10, the first conductive pad array 24 preferably comprises a first set of pads 36, with the second conductive pad array 26 preferably comprising a second set of pads 38 which are arranged in an identical pattern to the first set of pads 36 such that the pads 36 of the first set are aligned (i.e., in registry with) respective ones of the pads 38 of the second set. Similarly, the third conductive pad array 30 comprises a third set of pads 40, with the fourth conductive pad array 32 comprising a fourth set of pads 42. The third and fourth sets of pads 40, 42 are preferably arranged on the bottom surface 18 of the substrate 14 in patterns which are mirror images to each other. The pads 40, 42 of the third and fourth sets are electrically connected to respective ones of the pads 38 of the second set through the use of conductive tracings 44.

The pads 36, 38, 40, 42 of the first through fourth sets and conductive tracings 44 are preferably fabricated from very thin copper having a thickness in the range of from about 5 microns to about 25 microns through the use of conventional etching techniques. Advantageously, the use of the thin copper for pads 36, 38, 40, 42 and conductive tracings 44 allows for etching line widths and spacings down to a pitch of about 4 mils which substantially increases the routing density on the flex circuit 12. The pads 36, 38, 40, 42 and conductive tracings 44 collectively define a conductive pattern of the flex circuit 12. As seen in FIG. 5, extending through the substrate 14 between respective pairs of the pads 36, 38 of the first and second sets are a plurality of crossslits 46, the use of which will be described in more detail below.

Referring now to FIGS. 2 and 3, in addition to the flex circuit 12, the chip package 10 of the present invention comprises an integrated circuit chip 48 which is electrically connected to the first and second conductive pad arrays 24, 26, and hence to the third and fourth conductive pad arrays 30, 32 by virtue of their electrical connection to the second conductive pad array 26 via the conductive tracings 44. The integrated circuit chip 48 preferably comprises a flip chip device or a fine pitch BGA (ball grid array) device, and includes a rectangularly configured body 50 defining a generally planar top surface 52, a generally planar bottom surface 54, a pair of longitudinal sides 56, and a pair of lateral sides 58. Protruding from the bottom surface 54 of the body 50 are a plurality of generally semi-spherically shaped conductive contacts 60 which are preferably arranged in an identical pattern to each of the first and second sets of pads 36, 38. As seen in FIGS. 5 and 6 and as will also be discussed in more detail below, in the chip package 10, the electrical connection of the integrated circuit chip 48 to the first and second conductive pad arrays 24, 26 is facilitated by the insertion of the conductive contacts 60 into the cross-slits 46 of respective ones of the pads 36 of the first set, and advancement therethrough to protrude from respective ones of the pads 38 of the second set and hence the bottom surface 18 of the central portion 28 of the substrate 14.

As best seen in FIGS. 1 and 8, in the chip package 10 of the present invention, the flex circuit 12, and more particularly the substrate 14 thereof, is wrapped about at least a portion of the integrated circuit chip 48 such that the third and fourth conductive pad arrays 30, 32 collectively define a fifth conductive pad array 62 which is electrically connectable to another stackable integrated circuit chip package 10. The fifth conductive pad array 62 comprises the third and fourth sets of pads 40, 42 which, when the substrate 14 is wrapped about the integrated circuit chip 48, are arranged in an identical pattern to each of the first and second sets of pads 36, 38. The substrate 14 is wrapped about the longiudinal sides 56 of the body 50 of the integrated circuit chip 48 such that the fifth conductive pad array 62 extends over the top surface 52 of the body 50 and the third and fourth sets of pads 40, 42 making up the fifth conductive pad array 62 are in substantial alignment or registry with respective pairs of the first and second sets of pads 36, 38. As such, in assembling the chip package 10, the integrated circuit chip 48 is initially positioned upon the top surface 16 of the central portion 28 of the substrate 14, with the opposed end portions 34 of the substrate 14 thereafter being wrapped about the engagement circuit chip 48 so as to substantially cover the top surface 52 of the body 50 thereof. 52 of the body 50 and the third and fourth sets of pads 40, 42 making up the fifth conductive pad array 62 are in substantial alignment or registry with respective pairs of the first and second sets of pads 36, 38. As such, in assembling the chip package 10, the integrated circuit chip 40 is initially positioned upon the top surface 16 of the central portion 28 of the substrate 14, with the opposed end portions 34 of the substrate 14 thereafter being wrapped about the integrated circuit chip 48 so as to substantially cover the top surface 52 of the body 50 thereof.

As is most apparent from FIG. 1, the substrate 14 is preferably sized relative to the integrated circuit chip 48 such that when the substrate 14 is wrapped about the integrated circuit chip 48, the lateral peripheral edge segments 22 extend along the top surface 52 of the body 50 in generally parallel relation to each other and are separated by a narrow gap 64, and the lateral sides 58 of the body 50 are substantially flush with respective ones of the longitudinal peripheral edge segments 20 of the substrate 14. As will be recognized, the top surface 16 of the substrate 14 at the end portions 34 thereof is in direct, abutting contact with the body 50 of the integrated circuit chip 48. The end portions 34 of the substrate 14 are preferably attached to the top surface 52 of the body 50 through the use of an adhesive. Additionally, as seen in FIG. 10, since the substrate 14 is wrapped about only the longitudinal peripheral edge segments 20 of the body 14 thus leaving the lateral peripheral edge segments 22 uncovered, the chip package 10 may be provided with a pair of heat sinks 66 which are attached to respective ones of the lateral sides 58 of the body 50 of the integrated circuit chip 48.

In addition to the end portions 34 of the substrate 14 being adhesively secured to the top surface 52 of the body 50 of the integrated circuit chip 48, the conductive contacts 60 of the integrated circuit chip 48 are preferably soldered to respective ones of the pads 38 of the second set. To facilitate such soldering, each of the conductive contacts 60 may be pre-coated with solder paste or flux prior to the placement of the integrated circuit chip 48 upon the first conductive pad array 24, with the application of heat to the chip package 10 subsequent to the flex circuit 12 being wrapped about the integrated circuit chip 48 effectuating the soldering of the conductive contacts 60 to the second set of pads 38, and hence the conductive pattern of the flex circuit 12.

As is apparent from the aforementioned discussion regarding the structural attributes of the chip package 10, the preferred method of assembling the same comprises the initial step of fabricating the flex circuit 12 to include a desired conductive pattern thereon. The integrated circuit chip 48 is then positioned upon the first conductive pad array 24 in the above-described manner, with sufficient pressure being applied to the body 50 of the integrated circuit chip 48 as is needed to facilitate the advancement of the conductive contacts 60 thereof through the cross-slits 46 so as to protrude from the pads 38 of the second set. As indicated above, the conductive contacts 60 of the integrated circuit chip 48 are preferably pre-coated with solder paste or flux. Thereafter, the substrate 14 of the flex circuit 12 is tightly wrapped about the body 50 of the integrated circuit chip 48 in the above-described manner, with the end portions 34 of the substrate 14 then being adhesively secured to the top surface 52 of the body 50 to facilitate the formation of the fifth conductive pad array 62 which extends over the top surface 52 of the body 50. As will be recognized, the second conductive pad array 26 extends over the bottom surface 54 of the body 50, as does the first conductive pad array 24. However, only the second and fifth conductive pad arrays 26, 62 are exposed due to the manner in which the substrate 14 is wrapped about the integrated circuit chip 48. As will be discussed in more detail below, heat is typically not applied to the chip package 10 until the same is incorporated into a chip stack including at least one additional chip package 10.

Referring now to FIGS. 9 and 10, two or more chip packages 10 of the present invention may be assembled into a chip stack 68. In the chip stack 68, multiple chip packages 10 are stacked upon one another such that those portions of the conductive contacts 60 protruding from the flex circuit 12 in each of the chip packages 10 other than for the lowermost chip package 10 are engaged to respective ones of the third and fourth sets of pads 40, 42 of the fifth conductive pad array 62 of another chip package 10. The subsequent application of heat to the chip stack 68 facilitates a soldering process wherein the integrated circuit chips 48 of the chip packages 10 are securely mounted to respective ones of the flex circuits 12 and electrically connected to the conductive pattern thereof, and the conductive contacts 60 of the chip packages 10 other than for the lowermost chip package 10 are electrically connected to the fifth conductive pad array 62 of another chip package 10 in a manner securely mounting the chip packages 10 to each other to form the chip stack 68. To increase the strength of the electrical connections between the chip packages 10 within the chip stack 68, the third and fourth sets of pads 40, 42 of the fifth conductive pad array 62 in each chip package 10 may include additional quantities of solder paste or flux pre-applied thereto prior to the stacking of another chip package 10 thereupon.

Advantageously, the engagement between the exposed portions of the conductive contacts 60 of one chip package 10 and the third and fourth sets of pads 40, 42 of the fifth conductive pad array 62 of another chip package 10 performs a self-aligning function during the soldering process, thus simply requiring that the longitudinal and lateral edges of the chip packages 10 in the chip stack 68 be aligned with each other prior to the application of heat thereto. Though not shown, the chip packages 10 in the chip stack 68 will typically be clamped to one another prior to the application of heat thereto for purposes of maintaining the longitudinal and lateral edges of the chip packages 10 in proper registry. Such clamping may be facilitated through the use of a clip which is secured to the flex circuits 12 of the uppermost and lowermost chip packages 10 within the chip stack 68. If the chip packages 10 within the chip stack 68 are provided with the heat sinks 66 as shown in FIG. 10, such clip may be applied to the heat sinks 66 of the uppermost and lowermost chip packages 10 within the chip stack 68. Those portions of the conductive contacts 60 protruding from flex circuit 12 in the lowermost chip package 10 within the chip stack 68 may be electrically connected to respective ones of the conductive pads of a printed circuit board or mother board.

Those of ordinary skill in the art will recognize that the flex circuit 12 of the chip package 10 need not necessarily be provided with the first conductive pad array 24 in that the conductive contacts 60 of the integrated circuit chip 48 may be advanced through the cross-slits 46 within the substrate 14 and electrically mounted via soldering to only the pads 38 of the second set forming the second conductive pad array 26. Additionally, the flex circuit 12 may be adapted to be usable in conjunction with a bare die device by eliminating the cross-slits 46 and electrically connecting the pads 36 of the first set forming the first conductive pad array 24 to respective ones of the pads 38 of the second set forming the second conductive pad array 34 through the use of vias.

Additional modifications and improvements of the present invention may also be apparent to those of ordinary skill in the art. Thus, the particular combination of parts and steps described and illustrated herein is intended to represent only one embodiment of the present invention, and is not intended to serve as limitations of alternative devices within the spirit and scope of the invention.

Patent Citations
Cited PatentFiling datePublication dateApplicantTitle
US3411122Jan 13, 1966Nov 12, 1968IbmElectrical resistance element and method of fabricating
US3436604Apr 25, 1966Apr 1, 1969Texas Instruments IncComplex integrated circuit array and method for fabricating same
US3654394Jul 8, 1969Apr 4, 1972Gordon Eng CoField effect transistor switch, particularly for multiplexing
US3746934May 6, 1971Jul 17, 1973Siemens AgStack arrangement of semiconductor chips
US3766439Jan 12, 1972Oct 16, 1973Gen ElectricElectronic module using flexible printed circuit board with heat sink means
US3772776Dec 3, 1969Nov 20, 1973Thomas & Betts CorpMethod of interconnecting memory plane boards
US3983547Jun 27, 1974Sep 28, 1976International Business Machines - IbmThree-dimensional bubble device
US4079511Jul 30, 1976Mar 21, 1978Amp IncorporatedMethod for packaging hermetically sealed integrated circuit chips on lead frames
US4288841Sep 20, 1979Sep 8, 1981Bell Telephone Laboratories, IncorporatedDouble cavity semiconductor chip carrier
US4406508Jul 2, 1981Sep 27, 1983Thomas & Betts CorporationDual-in-line package assembly
US4466183May 3, 1982Aug 21, 1984National Semiconductor CorporationIntegrated circuit packaging process
US4513368May 22, 1981Apr 23, 1985Data General CorporationDigital data processing system having object-based logical memory addressing and self-structuring modular memory
US4587596Apr 9, 1984May 6, 1986Amp IncorporatedHigh density mother/daughter circuit board connector
US4645944Sep 4, 1984Feb 24, 1987Matsushita Electric Industrial Co., Ltd.MOS register for selecting among various data inputs
US4696525Dec 13, 1985Sep 29, 1987Amp IncorporatedSocket for stacking integrated circuit packages
US4712129Sep 30, 1985Dec 8, 1987Texas Instruments IncorporatedIntegrated circuit device with textured bar cover
US4722691Feb 3, 1986Feb 2, 1988General Motors CorporationHeader assembly for a printed circuit board
US4733461Dec 24, 1985Mar 29, 1988Micro Co., Ltd.Method of stacking printed circuit boards
US4758875May 22, 1981Jul 19, 1988Hitachi, Ltd.Resin encapsulated semiconductor device
US4763188Nov 4, 1987Aug 9, 1988Thomas JohnsonPackaging system for multiple semiconductor devices
US4821007Feb 6, 1987Apr 11, 1989Tektronix, Inc.Strip line circuit component and method of manufacture
US4823234Jul 1, 1986Apr 18, 1989Dai-Ichi Seiko Co., Ltd.Semiconductor device and its manufacture
US4833568Jan 29, 1988May 23, 1989Berhold G MarkThree-dimensional circuit component assembly and method corresponding thereto
US4839717Jun 7, 1988Jun 13, 1989Fairchild Semiconductor CorporationCeramic package for high frequency semiconductor devices
US4862249Apr 17, 1987Aug 29, 1989Xoc Devices, Inc.Packaging system for stacking integrated circuits
US4891789Mar 3, 1988Jan 2, 1990Bull Hn Information Systems, Inc.Surface mounted multilayer memory printed circuit board
US4911643Aug 3, 1989Mar 27, 1990Beta Phase, Inc.High density and high signal integrity connector
US4953060May 5, 1989Aug 28, 1990Ncr CorporationStackable integrated circuit chip package with improved heat removal
US4956694Nov 4, 1988Sep 11, 1990Dense-Pac Microsystems, Inc.Integrated circuit chip stacking
US4983533Oct 28, 1987Jan 8, 1991Irvine Sensors CorporationHigh-density electronic modules - process and product
US4985703Feb 2, 1989Jan 15, 1991Nec CorporationAnalog multiplexer
US5012323Nov 20, 1989Apr 30, 1991Micron Technology, Inc.Double-die semiconductor package having a back-bonded die and a face-bonded die interconnected on a single leadframe
US5016138Sep 18, 1989May 14, 1991Woodman John KThree dimensional integrated circuit package
US5034350Mar 14, 1990Jul 23, 1991Sgs Thomson Microelectronics S.R.L.Semiconductor device package with dies mounted on both sides of the central pad of a metal frame
US5041015Mar 30, 1990Aug 20, 1991Cal Flex, Inc.Electrical jumper assembly
US5041902Dec 14, 1989Aug 20, 1991Motorola, Inc.Molded electronic package with compression structures
US5057903Nov 8, 1990Oct 15, 1991Microelectronics And Computer Technology CorporationThermal heat sink encapsulated integrated circuit
US5064782Apr 6, 1990Nov 12, 1991Sumitomo Electric Industries, Ltd.Method of adhesively and hermetically sealing a semiconductor package lid by scrubbing
US5068708Oct 2, 1989Nov 26, 1991Advanced Micro Devices, Inc.Ground plane for plastic encapsulated integrated circuit die packages
US5081067May 10, 1991Jan 14, 1992Fujitsu LimitedHermetic sealing ceramic packages on a support, wires, solders and caps
US5099393Mar 25, 1991Mar 24, 1992International Business Machines CorporationElectronic package for high density applications
US5104820Jun 24, 1991Apr 14, 1992Irvine Sensors CorporationMethod of fabricating electronic circuitry unit containing stacked IC layers having lead rerouting
US5117282Oct 29, 1990May 26, 1992Harris CorporationStacked configuration for integrated circuit devices
US5122862Mar 14, 1990Jun 16, 1992Ngk Insulators, Ltd.Heating glass seal; hermetic sealing
US5138430Jun 6, 1991Aug 11, 1992International Business Machines CorporationHigh performance versatile thermally enhanced IC chip mounting
US5138434Jan 22, 1991Aug 11, 1992Micron Technology, Inc.Packaging for semiconductor logic devices
US5158912Apr 9, 1991Oct 27, 1992Digital Equipment CorporationIntegral heatsink semiconductor package
US5159434Feb 1, 1991Oct 27, 1992Hitachi, Ltd.Semiconductor device having a particular chip pad structure
US5159535Jun 13, 1989Oct 27, 1992International Business Machines CorporationMethod and apparatus for mounting a flexible film semiconductor chip carrier on a circuitized substrate
US5168926Sep 25, 1991Dec 8, 1992Intel CorporationHeat sink design integrating interface material
US5198888Dec 20, 1990Mar 30, 1993Hitachi, Ltd.Semiconductor stacked device
US5198965Dec 18, 1991Mar 30, 1993International Business Machines CorporationFree form packaging of specific functions within a computer system
US5214307Jul 8, 1991May 25, 1993Micron Technology, Inc.Lead frame for semiconductor devices having improved adhesive bond line control
US5219794Mar 13, 1992Jun 15, 1993Hitachi, Ltd.Semiconductor integrated circuit device and method of fabricating same
US5222014Mar 2, 1992Jun 22, 1993Motorola, Inc.Three-dimensional multi-chip pad array carrier
US5224023Feb 10, 1992Jun 29, 1993Smith Gary WFoldable electronic assembly module
US5229916Mar 4, 1992Jul 20, 1993International Business Machines CorporationChip edge interconnect overlay element
US5239198Jul 2, 1992Aug 24, 1993Motorola, Inc.Overmolded semiconductor device having solder ball and edge lead connective structure
US5240588Aug 27, 1992Aug 31, 1993Nec CorporationMethod for electroplating the lead pins of a semiconductor device pin grid array package
US5241454Jan 22, 1992Aug 31, 1993International Business Machines CorporationMutlilayered flexible circuit package
US5243133Feb 18, 1992Sep 7, 1993International Business Machines, Inc.Ceramic chip carrier with lead frame or edge clip
US5247423May 26, 1992Sep 21, 1993Motorola, Inc.Stacking three dimensional leadless multi-chip module and method for making the same
US5252855Oct 15, 1991Oct 12, 1993Mitsubishi Denki Kabushiki KaishaLead frame having an anodic oxide film coating
US5252857Aug 5, 1991Oct 12, 1993International Business Machines CorporationStacked DCA memory chips
US5259770Mar 19, 1992Nov 9, 1993Amp IncorporatedImpedance controlled elastomeric connector
US5261068May 25, 1990Nov 9, 1993Dell Usa L.P.Dual path memory retrieval system for an interleaved dynamic RAM memory unit
US5262927Feb 7, 1992Nov 16, 1993Lsi Logic CorporationPartially-molded, PCB chip carrier package
US5276418Mar 25, 1991Jan 4, 1994Motorola, Inc.Flexible substrate electronic assembly
US5281852Dec 10, 1991Jan 25, 1994Normington Peter J CSemiconductor device including stacked die
US5289062Mar 23, 1993Feb 22, 1994Quality Semiconductor, Inc.Fast transmission gate switch
US5313097Nov 16, 1992May 17, 1994International Business Machines, Corp.High density memory module
US5347428Dec 3, 1992Sep 13, 1994Irvine Sensors CorporationModule comprising IC memory stack dedicated to and structurally combined with an IC microprocessor chip
US5357478Sep 30, 1991Oct 18, 1994Mitsubishi Denki Kabushiki KaishaSemiconductor integrated circuit device including a plurality of cell array blocks
US5361228Apr 30, 1993Nov 1, 1994Fuji Photo Film Co., Ltd.IC memory card system having a common data and address bus
US5375041Dec 2, 1992Dec 20, 1994Intel CorporationElectronic assembly
US5386341Nov 1, 1993Jan 31, 1995Motorola, Inc.Flexible substrate folded in a U-shape with a rigidizer plate located in the notch of the U-shape
US5394303Sep 9, 1993Feb 28, 1995Kabushiki Kaisha ToshibaSemiconductor device
US5397916Jul 26, 1993Mar 14, 1995Normington; Peter J. C.Semiconductor device including stacked die
US5428190Jul 2, 1993Jun 27, 1995Sheldahl, Inc.Rigid-flex board with anisotropic interconnect and method of manufacture
US5438224Dec 1, 1993Aug 1, 1995Motorola, Inc.Integrated circuit package having a face-to-face IC chip arrangement
US5448511Jun 1, 1994Sep 5, 1995Storage Technology CorporationMemory stack with an integrated interconnect and mounting structure
US5477082Jan 11, 1994Dec 19, 1995Exponential Technology, Inc.Bi-planar multi-chip module
US5484959Dec 11, 1992Jan 16, 1996Staktek CorporationHigh density lead-on-package fabrication method and apparatus
US5502333Mar 30, 1994Mar 26, 1996International Business Machines CorporationSemiconductor stack structures and fabrication/sparing methods utilizing programmable spare circuit
US5514907Mar 21, 1995May 7, 1996Simple Technology IncorporatedApparatus for stacking semiconductor chips
US5523619Nov 3, 1993Jun 4, 1996International Business Machines CorporationHigh density memory structure
US5523695Aug 26, 1994Jun 4, 1996Vlsi Technology, Inc.Universal test socket for exposing the active surface of an integrated circuit in a die-down package
US5572065Oct 24, 1994Nov 5, 1996Staktek CorporationHermetically sealed ceramic integrated circuit heat dissipating package
US5588205Sep 5, 1995Dec 31, 1996Staktek CorporationMethod of manufacturing a high density integrated circuit module having complex electrical interconnect rails
US5594275Nov 18, 1994Jan 14, 1997Samsung Electronics Co., Ltd.J-leaded semiconductor package having a plurality of stacked ball grid array packages
US5612570Apr 13, 1995Mar 18, 1997Dense-Pac Microsystems, Inc.Chip stack and method of making same
US5631193Jun 30, 1995May 20, 1997Staktek CorporationHigh density lead-on-package fabrication method
US5642055Apr 12, 1995Jun 24, 1997Particle Interconnect, Inc.Electrical interconnect using particle enhanced joining of metal surfaces
US5646446Dec 22, 1995Jul 8, 1997Fairchild Space And Defense CorporationThree-dimensional flexible assembly of integrated circuits
US5654877Aug 18, 1995Aug 5, 1997Staktek CorporationLead-on-chip integrated circuit apparatus
US5657537May 30, 1995Aug 19, 1997General Electric CompanyMethod for fabricating a stack of two dimensional circuit modules
US5677569Oct 27, 1995Oct 14, 1997Samsung Electronics Co., Ltd.Semiconductor multi-package stack
US5729894Jun 14, 1996Mar 24, 1998Lsi Logic CorporationMethod of assembling ball bump grid array semiconductor packages
US5744827Nov 26, 1996Apr 28, 1998Samsung Electronics Co., Ltd.Three dimensional stack package device having exposed coupling lead portions and vertical interconnection elements
Non-Patent Citations
Reference
11993 Proceedings, 42nd Electronic Components & Technology Conference, May 18-20, 1992.
2Chip Scale Review Online-An Independent Journal Dedicated to the Advancement of Chip-Scale Electrons. (Website 9 pages) Fjelstad, Joseph, Pacific Consultants L.L.C., Published Jan. 2001 on Internet.
3Denise-Pac Microsystems, Breaking Space Barriers, 3-D Technology 1993.
4Die Products: Ideal IC Packaging for Demanding Applications-Advanced packaging that's no bigger than the die itself brings together high performance and high reliabliity with small size and low cost. (Website 3 pages with 2 figures) Larry Gilg and Chris Windsor. Dec. 23, 2002. Published on Internet.
5Flexible Printed Circuit Technology-A Versatile Interconnection Option. (Website 2 pages) Fjelstad, Joseph. Dec. 3, 2002.
6Flexible Thinking Examining the Flexible Circuit Tapes. (Website 2 pages) Fjelstad, Joseph., Published Apr. 20, 2000 on Internet.
7IBM Technical Disclosure Bulletin, vol. 20, No. 11A, Apr. 1978.
8IBM Technical Disclosure Bulletin, vol. 23, No. 12, May 1981.
9IBM Technical Disclosure Bulletin, vol. 32, No. 38, Aug. 1989.
10Orthogonal Chip Mount-A 3D Hybrid Wafer Scale Integration, International Electron Device Meeting IEDM Technical Digest, Washington, D.C., Dec. 6-9, 1987.
11Research Disclosure, Organic Card Device Carrier, 31318, May 1990, No. 313.
12Ron Bauer, Intel. "Stacked-CSP Delivers Flexibility, Reliablilty, and Space-Saving Capabilities", vol. 3, Spring 2002. Published on the Internet.
13Tessera Introduces uZ š-Ball Stacked Memory Package for Computing and Portable Electronic Products Joyce Smaragdis, Tessera Public Relations, Sandy Skees, MCA PR (www.tessera.com/news_events/press_coverage.cfm); 2 figures that purport to be directed to the uZš-Bali Stacked Memory p Package Published Jul. 17, 2002 in San Jose, Ca.
Classifications
U.S. Classification361/749, 439/69, 361/719, 361/803, 257/707
International ClassificationH01L23/498, H01L25/10, H01L23/10, H01R12/00, H05K1/11, H05K1/00
Cooperative ClassificationH01L2225/1041, H01L2225/1064, H01L2225/1094, H01L2225/1023, H01L23/4985, H01L25/105, H01L2924/0002
European ClassificationH01L25/10J, H01L23/498J
Legal Events
DateCodeEventDescription
Mar 26, 2014FPAYFee payment
Year of fee payment: 12
Dec 5, 2012ASAssignment
Owner name: STAKTEK GROUP L.P., TEXAS
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:DPAC TECHNOLOGIES CORP. (FORMERLY KNOWN AS DENSE-PAC MICROSYSTEMS, INC.);REEL/FRAME:029412/0093
Effective date: 20040609
Dec 2, 2012ASAssignment
Owner name: DENSE-PAC MICROSYSTEMS, INC., CALIFORNIA
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:FORTHUN, JOHN A.;REEL/FRAME:029389/0548
Effective date: 20000107
Owner name: OVID DATA CO. LLC, DELAWARE
Free format text: ASSIGNMENT OF ASSIGNORS INTEREST;ASSIGNOR:ENTORIAN TECHNOLOGIES INC.;REEL/FRAME:029389/0672
Effective date: 20121031
Effective date: 20080229
Owner name: ENTORIAN TECHNOLOGIES L.P., TEXAS
Free format text: CHANGE OF NAME;ASSIGNOR:STAKTEK GROUP, L.P.;REEL/FRAME:029395/0958
Effective date: 20010810
Free format text: CHANGE OF NAME;ASSIGNOR:DENSE-PAC MICROSYSTEMS, INC.;REEL/FRAME:029395/0945
Owner name: DPAC TECHNOLOGIES CORP., CALIFORNIA
Oct 25, 2012ASAssignment
Free format text: MERGER;ASSIGNOR:ENTORIAN TECHNOLOGIES L.P.;REEL/FRAME:029195/0048
Owner name: ENTORIAN GP LLC, TEXAS
Free format text: MERGER;ASSIGNOR:ENTORIAN GP LLC;REEL/FRAME:029195/0114
Effective date: 20100714
Owner name: ENTORIAN TECHNOLOGIES INC., TEXAS
Apr 27, 2010FPAYFee payment
Year of fee payment: 8